A 10-bit 0.64 to 1.27-mW 20-MS/s Hybrid Dgital-to-Analog Converter with a Power Control Logic

Qinjin Huang, Fengqi Yu
{"title":"A 10-bit 0.64 to 1.27-mW 20-MS/s Hybrid Dgital-to-Analog Converter with a Power Control Logic","authors":"Qinjin Huang, Fengqi Yu","doi":"10.1109/ICET51757.2021.9450966","DOIUrl":null,"url":null,"abstract":"For medical implantable devices, power consumption is the most important design factor to be considered. In order to achieve low power consumption with medium data rate and resolution, this paper proposes a resistor-string and current-steering hybrid digital-to-analog converter (R-I DAC) with a power control logic. This R-I DAC adopts a resistor-string sub-DAC as the least-significant-bits (LSBs), and uses a current-steering sub-DAC as the most-significant-bits (MSBs). The current-steering sub-DAC is controlled by a power control logic to improve the power efficiency. The power control logic is to shut off the current through the source transistor if the output voltage is low. Before the output voltage changes from low to high, the current is turned on ahead of approximate one clock circle. The power reduction percentage of R-I DAC depends on the output, e.g. it reduces 27.7% for output all 0’s and 6% for a sine wave output. The proposed 10-bit R-I DAC shows faster speed than resistor or capacitor based DACs with sub-1mW power consumption. The rise time is measured, which is 50ns. The measured DNL/INL without calibration is 0.8/1.5 LSB. The static power consumption of lowest and highest voltage output are 0.64 mW and 0. S6mW, respectively. The total power consumption is 1.27 mW when the input is 1 MHz sine wave with 20 MS/s sampling rate.","PeriodicalId":316980,"journal":{"name":"2021 IEEE 4th International Conference on Electronics Technology (ICET)","volume":"158 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-05-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 4th International Conference on Electronics Technology (ICET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICET51757.2021.9450966","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

For medical implantable devices, power consumption is the most important design factor to be considered. In order to achieve low power consumption with medium data rate and resolution, this paper proposes a resistor-string and current-steering hybrid digital-to-analog converter (R-I DAC) with a power control logic. This R-I DAC adopts a resistor-string sub-DAC as the least-significant-bits (LSBs), and uses a current-steering sub-DAC as the most-significant-bits (MSBs). The current-steering sub-DAC is controlled by a power control logic to improve the power efficiency. The power control logic is to shut off the current through the source transistor if the output voltage is low. Before the output voltage changes from low to high, the current is turned on ahead of approximate one clock circle. The power reduction percentage of R-I DAC depends on the output, e.g. it reduces 27.7% for output all 0’s and 6% for a sine wave output. The proposed 10-bit R-I DAC shows faster speed than resistor or capacitor based DACs with sub-1mW power consumption. The rise time is measured, which is 50ns. The measured DNL/INL without calibration is 0.8/1.5 LSB. The static power consumption of lowest and highest voltage output are 0.64 mW and 0. S6mW, respectively. The total power consumption is 1.27 mW when the input is 1 MHz sine wave with 20 MS/s sampling rate.
具有功率控制逻辑的10位0.64至1.27 mw 20 ms /s混合数模转换器
对于医疗植入式装置来说,功耗是最需要考虑的设计因素。为了在中等数据速率和分辨率下实现低功耗,本文提出了一种具有功率控制逻辑的电阻串和电流转向混合数模转换器(R-I DAC)。该R-I DAC采用电阻串子DAC作为最低有效位(LSBs),并使用电流导向子DAC作为最高有效位(MSBs)。电流转向子dac由功率控制逻辑控制,以提高功率效率。电源控制逻辑是关闭电流通过源晶体管,如果输出电压低。在输出电压由低变为高之前,电流在大约一个时钟周期之前接通。R-I DAC的功率降低百分比取决于输出,例如,输出全0时降低27.7%,正弦波输出时降低6%。所提出的10位R-I DAC比功耗低于1mw的电阻或电容型DAC显示更快的速度。测量上升时间为50ns。未经校准的实测DNL/INL为0.8/1.5 LSB。最低和最高电压输出的静态功耗分别为0.64 mW和0。分别S6mW。当输入为1mhz正弦波,采样率为20ms /s时,总功耗为1.27 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信