Combine and Top Down Block Placement Algorithm for Hierarchical Logic VLSI Layout

Abstract

A Combine and TOP down placement (CTOP) algorithm for determination of relative placement of blocks which are set of cells is presented. The objective functions of the CTOP algorithm are to minimize inter-block wiring space and dead space using a combine value P. P is defined as the combination of the connectivity and dead space factor. With use of the CTOP algorithm, chip size in our example is about 6% smaller than with manual block placement. In the experiment reported on here, we used the same automatic placement and routing program for intra-block design.