SystemC NoC simulation as the alternative to the HDL and high-level modeling

Abstract

Actual trends of networks-on-chip research and known approaches to their modeling are considered. The characteristics of analytic and high-/low-level simulation are given. The programming language SystemC as an alternative solution to create models of networks-on-chip is proposed, and SystemC models speed increase methodic is observed.