IC design validation using message sequence charts

Abstract

The authors describe a design validation method based on simulation of behavioral models, in which Message Sequence Charts (MSC) are used to visualize the simulation results and to aid in debugging. Thereto, we have extended a Philips proprietary tool, called TSS (Tool for System Simulation), with the possibility to visualize simulation traces.