Performance constraints generation for analog circuit layout

Abstract

In this paper, a method for layout constraint generation of analog circuits is presented. The method comprises two phases: primitive recognition and constraint generation. A mixed analytical/knowledge-based technique is proposed. Complexity analysis shows the effectiveness of this method compared with simulation based methods.