The 2.4 GHz band SOI-CMOS high power bridge rectifier IC with the cross coupled CMOS pair

Atsuya Hirono, Yuki Muramoto, Shunya Tsuchimoto, Naoki Sakai, K. Itoh
{"title":"The 2.4 GHz band SOI-CMOS high power bridge rectifier IC with the cross coupled CMOS pair","authors":"Atsuya Hirono, Yuki Muramoto, Shunya Tsuchimoto, Naoki Sakai, K. Itoh","doi":"10.1109/WPTC51349.2021.9458162","DOIUrl":null,"url":null,"abstract":"This paper describes the 2.4GHz band SOI-CMOS high power bridge rectifier IC with the cross coupled CMOS pair (CCP). At first of all, topologies of the rectifier diodes are investigated for improvement of rectifier efficiency and handling power. It is clarified that the CCP has advantages on low threshold and breakdown voltages compared with the gated anode diode (GAD). The developed bridge rectifier IC achieves rectification efficiency of 51% at input power of 25 dBm. This is top efficiency in sub-W class CMOS rectifier ICs.","PeriodicalId":130306,"journal":{"name":"2021 IEEE Wireless Power Transfer Conference (WPTC)","volume":"241 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Wireless Power Transfer Conference (WPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WPTC51349.2021.9458162","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper describes the 2.4GHz band SOI-CMOS high power bridge rectifier IC with the cross coupled CMOS pair (CCP). At first of all, topologies of the rectifier diodes are investigated for improvement of rectifier efficiency and handling power. It is clarified that the CCP has advantages on low threshold and breakdown voltages compared with the gated anode diode (GAD). The developed bridge rectifier IC achieves rectification efficiency of 51% at input power of 25 dBm. This is top efficiency in sub-W class CMOS rectifier ICs.
采用交叉耦合CMOS对的2.4 GHz频段SOI-CMOS大功率桥式整流集成电路
介绍了一种采用交叉耦合CMOS对(CCP)的2.4GHz频段SOI-CMOS大功率桥式整流集成电路。首先,研究了整流二极管的拓扑结构,以提高整流效率和处理功率。阐明了与门控阳极二极管(GAD)相比,CCP具有低阈值和击穿电压的优点。所研制的桥式整流集成电路在输入功率为25 dBm时,整流效率可达51%。这是亚w级CMOS整流ic的最高效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信