Study of DC and AC characteristics of gate-stack doping-less tunnel FET

Deepali Vasnik, M. Pattanaik
{"title":"Study of DC and AC characteristics of gate-stack doping-less tunnel FET","authors":"Deepali Vasnik, M. Pattanaik","doi":"10.1109/MICROCOM.2016.7522408","DOIUrl":null,"url":null,"abstract":"A double gated structure of Gate-Stack Doping-Less Tunnel Field Effect Transistor (GS-DLTFET) is proposed in this paper. Source and Drain regions of the FET are not doped using the charge plasma concept, which makes the device free from the random dopant fluctuation issue. A multi-layer structure is formed on the gate by imposing the layers of dielectrics. The device thus formed is analyzed by various parameters i.e., performing the AC and DC simulations on the device and studying the drain current characteristics of the device. One of the important factor i.e., effect of temperature variations are also seen on the various parameters of the device. The analyzed results are compared with the Doping-Less Tunnel Field Effect Transistor (DLTFET) and found to be better in performance. SILVACO ATLAS device simulator software has been used to carry out the simulations of the proposed device for analyzing the device performance.","PeriodicalId":118902,"journal":{"name":"2016 International Conference on Microelectronics, Computing and Communications (MicroCom)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on Microelectronics, Computing and Communications (MicroCom)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MICROCOM.2016.7522408","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A double gated structure of Gate-Stack Doping-Less Tunnel Field Effect Transistor (GS-DLTFET) is proposed in this paper. Source and Drain regions of the FET are not doped using the charge plasma concept, which makes the device free from the random dopant fluctuation issue. A multi-layer structure is formed on the gate by imposing the layers of dielectrics. The device thus formed is analyzed by various parameters i.e., performing the AC and DC simulations on the device and studying the drain current characteristics of the device. One of the important factor i.e., effect of temperature variations are also seen on the various parameters of the device. The analyzed results are compared with the Doping-Less Tunnel Field Effect Transistor (DLTFET) and found to be better in performance. SILVACO ATLAS device simulator software has been used to carry out the simulations of the proposed device for analyzing the device performance.
无掺杂栅堆隧道场效应管的直流和交流特性研究
提出了一种双栅极结构的无掺杂隧道场效应晶体管(GS-DLTFET)。FET的源极和漏极没有使用电荷等离子体的概念掺杂,这使得器件免于掺杂的随机波动问题。通过施加电介质层在栅极上形成多层结构。通过各种参数对器件进行分析,即对器件进行交流和直流仿真,研究器件的漏极电流特性。其中一个重要的因素,即温度变化的影响,也可以看到器件的各种参数。将分析结果与无掺杂隧道场效应晶体管(DLTFET)进行了比较,发现其性能更好。利用SILVACO ATLAS器件仿真软件对所提出的器件进行仿真,分析器件性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信