Classification and comparative analysis of fast median filter structures

Abstract

The classification of median filter hardware structure was proposed. Main differences, advantages and disadvantages of each class were described. Scalable and synthesizable Verilog-descriptions were designed for two fast hardware structures. HDL-descriptions were synthesized on Altera and Xilinx FPGA platforms, comparative analysis on the basis of resource utilization and clock rate was done.