BiCMOS switched buffers resonator for a 320 MHz 2-path sigma-delta modulator

F. Borghetti, A. Esposito, U. Gatti, P. Malcovati, F. Maloberti
{"title":"BiCMOS switched buffers resonator for a 320 MHz 2-path sigma-delta modulator","authors":"F. Borghetti, A. Esposito, U. Gatti, P. Malcovati, F. Maloberti","doi":"10.1109/ISCAS.2002.1010219","DOIUrl":null,"url":null,"abstract":"In this paper we present a resonator circuit suitable for the implementation of high speed switched-capacitor n-path bandpass /spl Sigma//spl Delta/ modulators. The resonator, implemented using a 0.8 /spl mu/m SiGe BiCMOS process (f/sub T/=35 GHz), exploits switched buffers realized using bipolar transistors to emulate the CMOS switches behavior at much higher speed. The circuit has a resonance frequency of 77.5 MHz and operates at a clock frequency of 160 MHz, consuming 120 mA from a 5 V power supply. Moreover, simulations have confirmed that with the proposed technique clock frequencies up to 200 MHz can be used without significant degradation of the performance.","PeriodicalId":203750,"journal":{"name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2002.1010219","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper we present a resonator circuit suitable for the implementation of high speed switched-capacitor n-path bandpass /spl Sigma//spl Delta/ modulators. The resonator, implemented using a 0.8 /spl mu/m SiGe BiCMOS process (f/sub T/=35 GHz), exploits switched buffers realized using bipolar transistors to emulate the CMOS switches behavior at much higher speed. The circuit has a resonance frequency of 77.5 MHz and operates at a clock frequency of 160 MHz, consuming 120 mA from a 5 V power supply. Moreover, simulations have confirmed that with the proposed technique clock frequencies up to 200 MHz can be used without significant degradation of the performance.
用于320兆赫2路σ - δ调制器的BiCMOS开关缓冲谐振器
本文提出了一种适用于高速开关电容n路带通/spl Sigma//spl Delta/调制器的谐振电路。该谐振器采用0.8 /spl mu/m SiGe BiCMOS工艺(f/sub /=35 GHz)实现,利用双极晶体管实现的开关缓冲器以更高的速度模拟CMOS开关行为。该电路的谐振频率为77.5 MHz,工作时钟频率为160 MHz,从5v电源消耗120 mA。此外,仿真已经证实,采用所提出的技术,时钟频率高达200mhz可以使用,而不会显著降低性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信