Performance limits for open-loop fractional dividers

Abstract

The architecture of an Open-loop fractional divider is presented comparing the performance using different orders of DDSM to implement the Phase Error Calculator block. We show that the performance of the output clock is unconnected from the order of the DDSM and that consequently the first order structure is the most suitable for the implementation in a real device.