K-band high gain and high reliability GaAs power FET with sub-half micron WSi/Au T-shaped gate

Y. Kohno, T. Kunii, T. Oku, R. Hattori, J. Udomoto, M. Komaru, K. Yajima, A. Inoue, K. Itoh, H. Takano, O. Ishihara, S. Mitsui
{"title":"K-band high gain and high reliability GaAs power FET with sub-half micron WSi/Au T-shaped gate","authors":"Y. Kohno, T. Kunii, T. Oku, R. Hattori, J. Udomoto, M. Komaru, K. Yajima, A. Inoue, K. Itoh, H. Takano, O. Ishihara, S. Mitsui","doi":"10.1109/GAAS.1994.636950","DOIUrl":null,"url":null,"abstract":"We have developed a K-band GaAs power MESFET with 0.35 /spl mu/m WSi/Au T-shaped gate structure. This structure has been realized by forming a SiO/sub 2/ sidewall at both sides of recess, so the gate length is easily reduced to sub-half micron. A gate-to-drain breakdown voltage (Vgdo) of over 15 V, which depends strongly on the distance between gate edge and recess edge, is achieved when the sidewall width is adjusted to be more than 0.25 /spl mu/m. The 900 /spl mu/m gate-width FET has delivered an output power at 1 dB gain-compression point of 27.2 dBm with a linear gain of 9.5 dB at 18 GHz. An excellent mean time to failure (MTTF) of over 3E7 hours at Tch=125/spl deg/C has been obtained for the WSi/Au gate FET.","PeriodicalId":328819,"journal":{"name":"Proceedings of 1994 IEEE GaAs IC Symposium","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1994.636950","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

We have developed a K-band GaAs power MESFET with 0.35 /spl mu/m WSi/Au T-shaped gate structure. This structure has been realized by forming a SiO/sub 2/ sidewall at both sides of recess, so the gate length is easily reduced to sub-half micron. A gate-to-drain breakdown voltage (Vgdo) of over 15 V, which depends strongly on the distance between gate edge and recess edge, is achieved when the sidewall width is adjusted to be more than 0.25 /spl mu/m. The 900 /spl mu/m gate-width FET has delivered an output power at 1 dB gain-compression point of 27.2 dBm with a linear gain of 9.5 dB at 18 GHz. An excellent mean time to failure (MTTF) of over 3E7 hours at Tch=125/spl deg/C has been obtained for the WSi/Au gate FET.
采用亚半微米WSi/Au t形栅极的k波段高增益高可靠性GaAs功率场效应管
我们开发了一种具有0.35 /spl mu/m WSi/Au t型栅极结构的k波段GaAs功率MESFET。这种结构是通过在凹槽两侧形成SiO/sub - 2/侧壁来实现的,因此栅极长度很容易减小到半微米以下。当侧壁宽度大于0.25 /spl mu/m时,栅极-漏极击穿电压(Vgdo)大于15 V,该击穿电压在很大程度上取决于栅极边缘与凹槽边缘之间的距离。900 /spl mu/m门宽场效应管在1 dB增益压缩点的输出功率为27.2 dBm,在18 GHz时线性增益为9.5 dB。WSi/Au栅极场效应管在温度为125/spl度/C时的平均失效时间(MTTF)超过3E7小时。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信