Comparison of LC-VCO and LC-DCO parameters in 65 nm CMOS technology

V. Macaitis, R. Navickas
{"title":"Comparison of LC-VCO and LC-DCO parameters in 65 nm CMOS technology","authors":"V. Macaitis, R. Navickas","doi":"10.1109/AIEEE.2017.8270549","DOIUrl":null,"url":null,"abstract":"In this paper the performance of frequency oscillators is analyzed in different types of oscillators LC-VCO and LC-DCO. CMOS integrated circuit (IC) technology nodes is the same − 65 nm. Both oscillators are based on cross-coupled NMOS topology and are designed with Cadence IC software package. All parameters are obtained by simulating the scheme under nominal conditions (supply voltage 1.8 V, temperature 60 °C, nominal technological process corner).","PeriodicalId":224275,"journal":{"name":"2017 5th IEEE Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 5th IEEE Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AIEEE.2017.8270549","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper the performance of frequency oscillators is analyzed in different types of oscillators LC-VCO and LC-DCO. CMOS integrated circuit (IC) technology nodes is the same − 65 nm. Both oscillators are based on cross-coupled NMOS topology and are designed with Cadence IC software package. All parameters are obtained by simulating the scheme under nominal conditions (supply voltage 1.8 V, temperature 60 °C, nominal technological process corner).
65纳米CMOS工艺中LC-VCO和LC-DCO参数的比较
本文分析了在LC-VCO和LC-DCO两种振荡器中频率振荡器的性能。CMOS集成电路(IC)节点的技术相同为−65nm。这两个振荡器都基于交叉耦合NMOS拓扑,并采用Cadence IC软件包设计。通过在标称条件下(电源电压1.8 V,温度60℃,标称工艺角)对方案进行仿真得到所有参数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信