5 mW, 64 dB SNDR, 4/sup th/ order bandpass /spl Sigma//spl Delta/ modulator for 10.7 MHz digital IF

A. Noman, K. Sharaf, H. Ragai
{"title":"5 mW, 64 dB SNDR, 4/sup th/ order bandpass /spl Sigma//spl Delta/ modulator for 10.7 MHz digital IF","authors":"A. Noman, K. Sharaf, H. Ragai","doi":"10.1109/ICM.2003.238425","DOIUrl":null,"url":null,"abstract":"A 5 mW 4th order SC bandpass sigma-delta modulator is designed in 0.8-/spl mu/m CMOS process. An SNDR of 64.8 dB over 200 kHz, and image-rejection better than 80 dB are achieved by adapting double-sampling technique in circulating-delay-type resonator. The resonator is built using a high performance gain-boosted folded-cascode opamp. An improved SC-CMFB circuit is proposed to support double-sampling requirements. The opamp achieves 106 dB of DC gain, 180 MHz GBW with 750 mA at 3 V supply.","PeriodicalId":180690,"journal":{"name":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2003.238425","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A 5 mW 4th order SC bandpass sigma-delta modulator is designed in 0.8-/spl mu/m CMOS process. An SNDR of 64.8 dB over 200 kHz, and image-rejection better than 80 dB are achieved by adapting double-sampling technique in circulating-delay-type resonator. The resonator is built using a high performance gain-boosted folded-cascode opamp. An improved SC-CMFB circuit is proposed to support double-sampling requirements. The opamp achieves 106 dB of DC gain, 180 MHz GBW with 750 mA at 3 V supply.
5 mW, 64 dB SNDR, 4/sup /阶带通/spl Sigma//spl Delta/调制器,用于10.7 MHz数字中频
在0.8-/spl mu/m的CMOS工艺下,设计了一个5mw的4阶SC带通σ - δ调制器。在200 kHz范围内,采用双采样技术实现了64.8 dB的信噪比和80 dB以上的图像抑制。该谐振器采用高性能增益增强折叠级联码运放构建。提出了一种改进的SC-CMFB电路,以支持双采样要求。该opamp实现了106 dB的直流增益,180 MHz GBW, 750ma, 3v电源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信