Millimeter-wave 4∶1 Transformer-based balun design for CMOS RF IC's

Liwen Jing, A. Li, Duona Luo, C. Rowell, C. Yue
{"title":"Millimeter-wave 4∶1 Transformer-based balun design for CMOS RF IC's","authors":"Liwen Jing, A. Li, Duona Luo, C. Rowell, C. Yue","doi":"10.1109/IEEE-IWS.2015.7164519","DOIUrl":null,"url":null,"abstract":"This paper presents a compact 4:1 ratio transformer-based balun design in 65-nm CMOS process. The insertion loss is lower than 1.5 dB from 56 GHz to 64 GHz. The balun also serves as a matching network between the output of mixer and chip output terminal. By choosing appropriate inductance ratio and mutual coupling coefficient, the impedance transforms from (52.9+j85.8) Ω to (29.1+j4.7) Ω. Cascade ABCD parameter de-embedding technique is applied to remove the connection parasitic effects in the testing structure.","PeriodicalId":164534,"journal":{"name":"2015 IEEE International Wireless Symposium (IWS 2015)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-07-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Wireless Symposium (IWS 2015)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEEE-IWS.2015.7164519","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a compact 4:1 ratio transformer-based balun design in 65-nm CMOS process. The insertion loss is lower than 1.5 dB from 56 GHz to 64 GHz. The balun also serves as a matching network between the output of mixer and chip output terminal. By choosing appropriate inductance ratio and mutual coupling coefficient, the impedance transforms from (52.9+j85.8) Ω to (29.1+j4.7) Ω. Cascade ABCD parameter de-embedding technique is applied to remove the connection parasitic effects in the testing structure.
基于毫米波4∶1变压器的CMOS射频集成电路平衡设计
本文提出了一种基于65纳米CMOS工艺的紧凑4:1比变压器平衡设计。在56ghz ~ 64ghz范围内,插入损耗小于1.5 dB。平衡器还作为混频器输出端与芯片输出端之间的匹配网络。通过选择合适的电感比和互耦系数,阻抗由(52.9+j85.8) Ω转变为(29.1+j4.7) Ω。采用串级ABCD参数去嵌入技术消除了测试结构中的连接寄生效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信