VLSI implementation of single bit control system processor with efficient code density

Jayasanthi Ranjith, N. Muniraj, G. Renganayahi
{"title":"VLSI implementation of single bit control system processor with efficient code density","authors":"Jayasanthi Ranjith, N. Muniraj, G. Renganayahi","doi":"10.1109/ICCCCT.2010.5670536","DOIUrl":null,"url":null,"abstract":"Abstract-This paper describes a novel single bit control system processor with efficient code density in System on Chip (SOC) and mixed signal applications. Advanced process technology nowadays enables hundreds of million transistors to be integrated onto a single chip, making system-on-a-chip designs more feasible than ever. Such SOC chips usually consist of various components such as analog-to-digital (ADCs) and digital-to-analog (DACs) converters, Phase locked loops (PLLs), random logic, memory, processors, and so on. Delta-Sigma (ΔΣ) modulator is frequently used in the Conversion of signals from analog or digital form into bit streams at very high sampling rate. Single Bit control system processor that uses this modulation technique is a small and fast application-specific processor in SOC and mixed signal applications. Another increasing concern in processor design is improved Code density, since it reduces the need for the scarce resource memory and also implicitly improves further important design Parameters like power consumption and performance. A dictionary based data compression technique which provides a substantial improvement in the compression efficiency without introducing any additional decompression penalty is introduced here. This may also reduce the power Consumption, since memory consumes a significant amount of Control system processor's power","PeriodicalId":250834,"journal":{"name":"2010 INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCCT.2010.5670536","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Abstract-This paper describes a novel single bit control system processor with efficient code density in System on Chip (SOC) and mixed signal applications. Advanced process technology nowadays enables hundreds of million transistors to be integrated onto a single chip, making system-on-a-chip designs more feasible than ever. Such SOC chips usually consist of various components such as analog-to-digital (ADCs) and digital-to-analog (DACs) converters, Phase locked loops (PLLs), random logic, memory, processors, and so on. Delta-Sigma (ΔΣ) modulator is frequently used in the Conversion of signals from analog or digital form into bit streams at very high sampling rate. Single Bit control system processor that uses this modulation technique is a small and fast application-specific processor in SOC and mixed signal applications. Another increasing concern in processor design is improved Code density, since it reduces the need for the scarce resource memory and also implicitly improves further important design Parameters like power consumption and performance. A dictionary based data compression technique which provides a substantial improvement in the compression efficiency without introducing any additional decompression penalty is introduced here. This may also reduce the power Consumption, since memory consumes a significant amount of Control system processor's power
VLSI实现了单片机控制系统,具有高效的码密度
摘要:本文介绍了一种新颖的单比特控制系统处理器,在片上系统(SOC)和混合信号应用中具有高效的码密度。如今,先进的工艺技术使数亿个晶体管集成到一个芯片上,使片上系统设计比以往任何时候都更加可行。这种SOC芯片通常由各种组件组成,如模数转换器(adc)和数模转换器(dac)、锁相环(pll)、随机逻辑、存储器、处理器等。Delta-Sigma (ΔΣ)调制器经常用于将模拟或数字形式的信号以非常高的采样率转换为比特流。采用这种调制技术的单比特控制系统处理器是SOC和混合信号应用中的小型快速专用处理器。处理器设计中另一个日益关注的问题是改进的代码密度,因为它减少了对稀缺资源内存的需求,并且还隐含地进一步提高了重要的设计参数,如功耗和性能。本文介绍了一种基于字典的数据压缩技术,它在不引入任何额外的解压缩代价的情况下大幅提高了压缩效率。这也可以降低功耗,因为内存消耗了控制系统处理器的大量功率
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信