A Reconfigurable Digital Platform for the Real-Time Emulation of Copper Access Networks

K. Van Renterghem, J. Pletinckx, J. Vandewege, S. Temmerman
{"title":"A Reconfigurable Digital Platform for the Real-Time Emulation of Copper Access Networks","authors":"K. Van Renterghem, J. Pletinckx, J. Vandewege, S. Temmerman","doi":"10.1109/IMTC.2005.1604503","DOIUrl":null,"url":null,"abstract":"In this paper, a reconfigurable platform for the real-time digital emulation of copper access networks is presented. The instrument, using hard real-time DSP techniques on Xilinx Virtex II FPGAs, is capable of accurately reproducing the physical layer of a xDSL connection. The magnitude and absolute phase of the insertion and return loss of the twisted pair access loop consisting of cables with various characteristics and length is digitally emulated over the full VDSL bandwidth. The innovative character of the digital approach over conventional loop emulation techniques is demonstrated and its performance is assessed using several test cases","PeriodicalId":244878,"journal":{"name":"2005 IEEE Instrumentationand Measurement Technology Conference Proceedings","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Instrumentationand Measurement Technology Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.2005.1604503","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a reconfigurable platform for the real-time digital emulation of copper access networks is presented. The instrument, using hard real-time DSP techniques on Xilinx Virtex II FPGAs, is capable of accurately reproducing the physical layer of a xDSL connection. The magnitude and absolute phase of the insertion and return loss of the twisted pair access loop consisting of cables with various characteristics and length is digitally emulated over the full VDSL bandwidth. The innovative character of the digital approach over conventional loop emulation techniques is demonstrated and its performance is assessed using several test cases
铜接入网实时仿真的可重构数字平台
本文提出了一种可重构的铜接入网实时数字仿真平台。该仪器在Xilinx Virtex II fpga上使用硬实时DSP技术,能够准确地再现xDSL连接的物理层。在全VDSL带宽下,对由各种特性和长度的电缆组成的双绞线接入环路的插入损耗和回波损耗的幅度和绝对相位进行了数字仿真。论证了数字方法相对于传统环路仿真技术的创新性,并通过几个测试案例对其性能进行了评估
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信