A Novel Area-Efficient ESD Power Clamp with Enhanced Noise Immunity

Abstract

A novel area-efficient ESD power clamp with enhanced noise immunity is proposed. This design can extend on-time of big MOSFET and reuse shutoff NMOS transistor to reduce detection circuit's area. The 29% reduction of detection circuit's area is achieved. The verification is done under an advanced FinFET process.