BOUNCE, a new approach to measure sub-nanosecond time intervals

R. Joost, R. Salomon
{"title":"BOUNCE, a new approach to measure sub-nanosecond time intervals","authors":"R. Joost, R. Salomon","doi":"10.1109/FPL.2008.4629996","DOIUrl":null,"url":null,"abstract":"Tapped delay lines are chain-like structures, which are able to measure short time intervals. Due to their homogeneous structure, they are particularly suited for being implemented on field-programmable gate arrays. But unfortunately, the attainable resolution in time is inherently limited to the average processing speed of the chain elements. As an alternative, this paper proposes a new architecture, called BOUNCE in which all processing elements run in parallel. With its inherent parallelism, BOUNCE yields a resolution that depends on the variation, i.e., the differences, among the elementspsila processing speeds. The first prototype was implemented on an ALTERA StratixII 2S60 board. Even though this board is clocked at only 85 MHz, the prototype yields a resolution of about 150 ps.","PeriodicalId":137963,"journal":{"name":"2008 International Conference on Field Programmable Logic and Applications","volume":"7 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Field Programmable Logic and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPL.2008.4629996","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Tapped delay lines are chain-like structures, which are able to measure short time intervals. Due to their homogeneous structure, they are particularly suited for being implemented on field-programmable gate arrays. But unfortunately, the attainable resolution in time is inherently limited to the average processing speed of the chain elements. As an alternative, this paper proposes a new architecture, called BOUNCE in which all processing elements run in parallel. With its inherent parallelism, BOUNCE yields a resolution that depends on the variation, i.e., the differences, among the elementspsila processing speeds. The first prototype was implemented on an ALTERA StratixII 2S60 board. Even though this board is clocked at only 85 MHz, the prototype yields a resolution of about 150 ps.
一种测量亚纳秒时间间隔的新方法
抽头延迟线是链状结构,能够测量短时间间隔。由于它们的均匀结构,它们特别适合在现场可编程门阵列上实现。但不幸的是,可以及时实现的解决方案本质上受限于链元素的平均处理速度。作为替代方案,本文提出了一种新的架构,称为BOUNCE,其中所有处理元素并行运行。由于其固有的并行性,BOUNCE产生的分辨率取决于元素处理速度之间的变化,即差异。第一个原型是在ALTERA StratixII 2S60板上实现的。尽管这块电路板的频率只有85兆赫,但原型机的分辨率约为150 ps。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信