Voltage regulator module with interleaved synchronous buck converters and novel voltage-mode hysteretic control

J. A. Abu Qahouq, Jia Luo, I. Batarseh
{"title":"Voltage regulator module with interleaved synchronous buck converters and novel voltage-mode hysteretic control","authors":"J. A. Abu Qahouq, Jia Luo, I. Batarseh","doi":"10.1109/MWSCAS.2001.986350","DOIUrl":null,"url":null,"abstract":"Today's on-board low-voltage, high-current DC-DC voltage regulator module (VRM) requirements for the new generation of ICs and microprocessors are increasingly becoming stricter than ever, as the demand for high dynamic performance and high power density converters continues to increase. A new scheme that combines an interleaved technique and voltage-mode hysteretic control approach, by upgrading an existing single-phase chip, is proposed. It is expected that the new combined approach, with some design tradeoffs, will meet many of today's VRM requirements.","PeriodicalId":403026,"journal":{"name":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2001.986350","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

Today's on-board low-voltage, high-current DC-DC voltage regulator module (VRM) requirements for the new generation of ICs and microprocessors are increasingly becoming stricter than ever, as the demand for high dynamic performance and high power density converters continues to increase. A new scheme that combines an interleaved technique and voltage-mode hysteretic control approach, by upgrading an existing single-phase chip, is proposed. It is expected that the new combined approach, with some design tradeoffs, will meet many of today's VRM requirements.
具有交错同步降压变换器和新型电压型迟滞控制的稳压模块
随着对高动态性能和高功率密度转换器的需求不断增加,当今板载低电压、大电流DC-DC稳压模块(VRM)对新一代ic和微处理器的要求越来越严格。通过对现有单相芯片的改进,提出了一种结合交错技术和电压模滞回控制方法的新方案。预计新的组合方法,加上一些设计折衷,将满足当今VRM的许多要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信