Low Latency Hybrid Hardware-in-the-Loop Simulator for Railway Traction System

Laisheng Tong, H. Zou, M. Sun, J. Bocker
{"title":"Low Latency Hybrid Hardware-in-the-Loop Simulator for Railway Traction System","authors":"Laisheng Tong, H. Zou, M. Sun, J. Bocker","doi":"10.1109/VPPC.2013.6671735","DOIUrl":null,"url":null,"abstract":"In this paper, an extreme low latency and flexible real-time hardware-in-the-loop (HiL) simulator based on FPGA and digital processor is introduced and its application on an AC railway vehicle traction system composed of power electronic converter and asynchronous motor is reported. By a novel computation load balancing, a reduced FPGA resource consumption and reduced delay introduced by HiL can be achieved. The power bench validation with a real 230 kW induction motor controller shows that the proposed solution can precisely reconstruct the frequency response of the real motor in a large spectrum.","PeriodicalId":119598,"journal":{"name":"2013 IEEE Vehicle Power and Propulsion Conference (VPPC)","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Vehicle Power and Propulsion Conference (VPPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VPPC.2013.6671735","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper, an extreme low latency and flexible real-time hardware-in-the-loop (HiL) simulator based on FPGA and digital processor is introduced and its application on an AC railway vehicle traction system composed of power electronic converter and asynchronous motor is reported. By a novel computation load balancing, a reduced FPGA resource consumption and reduced delay introduced by HiL can be achieved. The power bench validation with a real 230 kW induction motor controller shows that the proposed solution can precisely reconstruct the frequency response of the real motor in a large spectrum.
铁路牵引系统低时延混合硬件在环模拟器
介绍了一种基于FPGA和数字处理器的极低时延、灵活的实时半在环仿真器,并将其应用于由电力电子变换器和异步电动机组成的交流轨道车辆牵引系统。通过一种新颖的计算负载均衡,降低了FPGA的资源消耗,降低了HiL带来的延迟。功率台架验证表明,该方法可以在大频谱范围内精确地重建实际电机的频率响应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信