Optimal design of 5.5 GHz CMOS LNA using hybrid fitness based adaptive De with PSO

S. Mallick, J. Akhil, A. Dasgupta, R. Kar, D. Mandal, S. Ghoshal
{"title":"Optimal design of 5.5 GHz CMOS LNA using hybrid fitness based adaptive De with PSO","authors":"S. Mallick, J. Akhil, A. Dasgupta, R. Kar, D. Mandal, S. Ghoshal","doi":"10.1109/IEECON.2017.8075890","DOIUrl":null,"url":null,"abstract":"This paper presents a novel approach for the optimal design of a Low Noise Amplifier (LNA) with inductive source degeneration circuit using a novel hybrid optimization technique called fitness based adaptive differential evolution with particle swarm optimization (ADEPSO). The simulation results obtained for the designed LNA confirm the effectiveness of the ADEPSO based approach over PSO in terms of the solution quality, design specifications and design objectives. The optimally designed CMOS LNA circuit implemented in 0.18 μm CMOS technology yields a gain of 22.11 dB and the noise figure of 0.799 dB and the power dissipation of 6.6 mW.","PeriodicalId":196081,"journal":{"name":"2017 International Electrical Engineering Congress (iEECON)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Electrical Engineering Congress (iEECON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEECON.2017.8075890","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents a novel approach for the optimal design of a Low Noise Amplifier (LNA) with inductive source degeneration circuit using a novel hybrid optimization technique called fitness based adaptive differential evolution with particle swarm optimization (ADEPSO). The simulation results obtained for the designed LNA confirm the effectiveness of the ADEPSO based approach over PSO in terms of the solution quality, design specifications and design objectives. The optimally designed CMOS LNA circuit implemented in 0.18 μm CMOS technology yields a gain of 22.11 dB and the noise figure of 0.799 dB and the power dissipation of 6.6 mW.
基于混合适应度自适应De和粒子群算法的5.5 GHz CMOS LNA优化设计
提出了一种基于适应度的自适应差分进化与粒子群优化(ADEPSO)的混合优化方法,用于带电感源退化电路的低噪声放大器(LNA)的优化设计。所设计LNA的仿真结果证实了基于apdepso方法在解质量、设计规范和设计目标方面优于PSO方法。优化设计的CMOS LNA电路采用0.18 μm CMOS工艺,增益为22.11 dB,噪声系数为0.799 dB,功耗为6.6 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信