A Simple Lumped Port S-Parameter De-Embedding Method for On-Package-Interconnect and Packaging Component High-Frequency Modeling

Zhaoqing Chen
{"title":"A Simple Lumped Port S-Parameter De-Embedding Method for On-Package-Interconnect and Packaging Component High-Frequency Modeling","authors":"Zhaoqing Chen","doi":"10.1109/SPI.2008.4558356","DOIUrl":null,"url":null,"abstract":"The negative capacitance de-embedding method is shown to be simple, fast, and accurate for some electronic packaging component electromagnetic modeling. The lumped port gap capacitance affects the accuracy of the simulated S-parameters especially at higher frequencies. For removing this effect of the parasitic lumped port capacitance, we proposed a simple and accurate de-embedding method. By adding a negative capacitance with an absolute value of the estimated lumped port parasitic capacitance at each port of the S-parameter model, we just need to run a circuit AC simulation to generate the de-embedded S-parameters. For 3D transmission line applications like the pin area wire modeling, we developed a simple method for optimizing the negative capacitance by getting mimimum reflection from the junction of two cascaded sections in TDR simulation.","PeriodicalId":142239,"journal":{"name":"2008 12th IEEE Workshop on Signal Propagation on Interconnects","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 12th IEEE Workshop on Signal Propagation on Interconnects","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI.2008.4558356","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The negative capacitance de-embedding method is shown to be simple, fast, and accurate for some electronic packaging component electromagnetic modeling. The lumped port gap capacitance affects the accuracy of the simulated S-parameters especially at higher frequencies. For removing this effect of the parasitic lumped port capacitance, we proposed a simple and accurate de-embedding method. By adding a negative capacitance with an absolute value of the estimated lumped port parasitic capacitance at each port of the S-parameter model, we just need to run a circuit AC simulation to generate the de-embedded S-parameters. For 3D transmission line applications like the pin area wire modeling, we developed a simple method for optimizing the negative capacitance by getting mimimum reflection from the junction of two cascaded sections in TDR simulation.
一种简单的集总端口s参数去嵌入方法用于封装内互连和封装组件高频建模
对某些电子封装元件的电磁建模结果表明,该方法简单、快速、准确。集总端口间隙电容影响模拟s参数的精度,特别是在较高频率下。为了消除寄生集总端口电容的这种影响,我们提出了一种简单准确的去嵌入方法。通过在s参数模型的每个端口添加带有估计集总端口寄生电容绝对值的负电容,我们只需要运行电路交流仿真来生成去嵌入的s参数。对于像引脚区域线建模这样的3D传输线应用,我们开发了一种简单的方法,通过在TDR仿真中从两个级联部分的连接处获得最小反射来优化负电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信