Heterogeneous Industry Collaboration and System CAD Navigation for Advanced Package Failure Analysis

Arpan Bhattacherjee, Anand Shankar, Arshdeep Singh, Mehak Singla
{"title":"Heterogeneous Industry Collaboration and System CAD Navigation for Advanced Package Failure Analysis","authors":"Arpan Bhattacherjee, Anand Shankar, Arshdeep Singh, Mehak Singla","doi":"10.31399/asm.cp.istfa2021p0108","DOIUrl":null,"url":null,"abstract":"\n The emergence of Heterogenous Integration (HI) in today's wave of systems-in-package (SiP) has not only increased the complexity of semiconductor Failure Analysis (FA), but also introduced new challenges that go beyond the traditional FA lab, into market verticals such as Assembly and Test. Today's market requires semiconductor companies to collaborate with these verticals to efficiently debug failures in advanced package devices. In this increasingly collaborative industry, FA engineers struggle to maintain adequate security of their company's intellectual property (IP) while sharing design information that is required for effective fault localization of SiP products. On top of these growing complications, increased commercial competition and the drastic rise in the demand for consumer electronics has made time-to-market (TTM) the top priority for all global chip makers. To address these challenges, companies strive for ways to integrate various design sources into a normalized and controllable Computer-Aided Design (CAD) database that can be seamlessly navigated across multiple components without exposing sensitive information. This paper covers an approach to enhance the efficiency of advanced package FA by integrating a full heterogeneous system into a single CAD Navigation (CADNav) database with added security measures to enable data sharing for industry-wide collaboration.","PeriodicalId":188323,"journal":{"name":"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.31399/asm.cp.istfa2021p0108","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The emergence of Heterogenous Integration (HI) in today's wave of systems-in-package (SiP) has not only increased the complexity of semiconductor Failure Analysis (FA), but also introduced new challenges that go beyond the traditional FA lab, into market verticals such as Assembly and Test. Today's market requires semiconductor companies to collaborate with these verticals to efficiently debug failures in advanced package devices. In this increasingly collaborative industry, FA engineers struggle to maintain adequate security of their company's intellectual property (IP) while sharing design information that is required for effective fault localization of SiP products. On top of these growing complications, increased commercial competition and the drastic rise in the demand for consumer electronics has made time-to-market (TTM) the top priority for all global chip makers. To address these challenges, companies strive for ways to integrate various design sources into a normalized and controllable Computer-Aided Design (CAD) database that can be seamlessly navigated across multiple components without exposing sensitive information. This paper covers an approach to enhance the efficiency of advanced package FA by integrating a full heterogeneous system into a single CAD Navigation (CADNav) database with added security measures to enable data sharing for industry-wide collaboration.
面向高级封装失效分析的异构行业协作和系统CAD导航
异构集成(HI)在当今系统级封装(SiP)浪潮中的出现,不仅增加了半导体失效分析(FA)的复杂性,而且还引入了超越传统FA实验室的新挑战,进入市场垂直领域,如组装和测试。当今的市场要求半导体公司与这些垂直行业合作,以有效地调试先进封装设备中的故障。在这个日益协作的行业中,FA工程师在共享SiP产品有效故障定位所需的设计信息的同时,努力维护其公司知识产权(IP)的足够安全性。除了这些日益复杂的问题之外,商业竞争的加剧和消费电子产品需求的急剧增长,使得上市时间(TTM)成为所有全球芯片制造商的首要任务。为了应对这些挑战,公司努力将各种设计源集成到标准化和可控的计算机辅助设计(CAD)数据库中,该数据库可以在多个组件之间无缝导航,而不会暴露敏感信息。本文介绍了一种方法,通过将完整的异构系统集成到单个CAD导航(CADNav)数据库中,并添加安全措施,从而提高高级软件包FA的效率,从而实现全行业协作的数据共享。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信