Mapping programs for execution on pipelined MPSoCs

Abstract

In this paper, we will examine Hardware/Software Pipelines, and showcase parallelization/ pipelining approaches, to synthesize an MPSoC for a control loop with improved throughput (critical for streaming applications). Finally, we will show state of the art methods to map programs to processors.