GDI Logic Based Design of Hamming-Code Encoder and Decoder for Error Free Data Communication

D. Sucharitha, N. Prudhvi Raj, R. Sravya, Sudheer Raja Venishetty
{"title":"GDI Logic Based Design of Hamming-Code Encoder and Decoder for Error Free Data Communication","authors":"D. Sucharitha, N. Prudhvi Raj, R. Sravya, Sudheer Raja Venishetty","doi":"10.1109/ICCMC.2019.8819665","DOIUrl":null,"url":null,"abstract":"In this paper, Hamming code encoder and decoder circuit is designed based on Gate Diffusion Input (GDI) logic to achieve error free transmission and reception in digital data communication. GDI logic is a new technique used for designing low power VLSI circuits. This technique provides better trade-off between power, delay and area compared to other logic styles existing in the literature, while maintaining low complexity of the circuit. Hamming code encoder and decoder circuit architectures are developed using GDI technique and are simulated in gpdk 130 nm technology using Mentor Graphics® EDA tool. The advantages of GDI technique is reported in this paper in comparison to architectures developed using CMOS logic styles.","PeriodicalId":232624,"journal":{"name":"2019 3rd International Conference on Computing Methodologies and Communication (ICCMC)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 3rd International Conference on Computing Methodologies and Communication (ICCMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCMC.2019.8819665","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper, Hamming code encoder and decoder circuit is designed based on Gate Diffusion Input (GDI) logic to achieve error free transmission and reception in digital data communication. GDI logic is a new technique used for designing low power VLSI circuits. This technique provides better trade-off between power, delay and area compared to other logic styles existing in the literature, while maintaining low complexity of the circuit. Hamming code encoder and decoder circuit architectures are developed using GDI technique and are simulated in gpdk 130 nm technology using Mentor Graphics® EDA tool. The advantages of GDI technique is reported in this paper in comparison to architectures developed using CMOS logic styles.
基于GDI逻辑的无差错数据通信汉明码编解码器设计
本文设计了基于门扩散输入(GDI)逻辑的汉明码编解码电路,实现了数字数据通信中的无差错收发。GDI逻辑是一种用于设计低功耗VLSI电路的新技术。与文献中现有的其他逻辑风格相比,该技术在功耗、延迟和面积之间提供了更好的权衡,同时保持了较低的电路复杂性。汉明码编码器和解码器电路架构使用GDI技术开发,并使用Mentor Graphics®EDA工具在gpdk 130nm技术中进行仿真。本文报告了GDI技术相对于CMOS逻辑架构的优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信