Design of a Novel Analog MPPT Integrated Chip Used in PV Systems Applications

Nesrine Mhiri, K. Ammous, Ibtissem Tiss, H. Mejbri, Abdulrahman Alahdal, A. Ammous
{"title":"Design of a Novel Analog MPPT Integrated Chip Used in PV Systems Applications","authors":"Nesrine Mhiri, K. Ammous, Ibtissem Tiss, H. Mejbri, Abdulrahman Alahdal, A. Ammous","doi":"10.1109/IREC48820.2020.9310426","DOIUrl":null,"url":null,"abstract":"Tracking the Maximum Power Point (MPP) of a photovoltaic (PV) array is usually an essential part of a PV system. The problem addressed by Maximum Power Point Tracking (MPPT) techniques is to find the voltage VMPP or current IMPP at which a PV array should operate to generate the maximum power output PMPP under a given temperature and irradiance. A Novel analog integrated maximum power point tracking (MPPT) chip is presented in this paper. The main task is to design and implement an integrated circuit (IC) in CMOS technology to control the MPP in PV panel. The MPPT controller can be made small enough to be integrated into the junction box, which is practical and cost effective for MPPT topology. For the design, two main steps are necessary. First, the front end step, which consists of the validation of the design by Cadence simulations. These steps are crucial since they determine the performance capability of the design. The second phase is the back end step, which consists of the design of the layout of the circuit and all necessary verifications.","PeriodicalId":190354,"journal":{"name":"2020 11th International Renewable Energy Congress (IREC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 11th International Renewable Energy Congress (IREC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IREC48820.2020.9310426","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Tracking the Maximum Power Point (MPP) of a photovoltaic (PV) array is usually an essential part of a PV system. The problem addressed by Maximum Power Point Tracking (MPPT) techniques is to find the voltage VMPP or current IMPP at which a PV array should operate to generate the maximum power output PMPP under a given temperature and irradiance. A Novel analog integrated maximum power point tracking (MPPT) chip is presented in this paper. The main task is to design and implement an integrated circuit (IC) in CMOS technology to control the MPP in PV panel. The MPPT controller can be made small enough to be integrated into the junction box, which is practical and cost effective for MPPT topology. For the design, two main steps are necessary. First, the front end step, which consists of the validation of the design by Cadence simulations. These steps are crucial since they determine the performance capability of the design. The second phase is the back end step, which consists of the design of the layout of the circuit and all necessary verifications.
一种新型光伏系统模拟MPPT集成芯片的设计
光伏(PV)阵列的最大功率点(MPP)跟踪通常是光伏系统的重要组成部分。最大功率点跟踪(MPPT)技术解决的问题是,在给定的温度和辐照度下,光伏阵列应该在电压VMPP或电流IMPP下运行,以产生最大功率输出PMPP。提出了一种新型模拟集成最大功率点跟踪芯片。主要任务是设计和实现一个集成电路(IC)的CMOS技术,以控制PV面板的MPP。MPPT控制器可以做得足够小,可以集成到接线盒中,这对于MPPT拓扑来说是实用和经济的。对于设计,有两个主要步骤是必要的。首先是前端步骤,通过Cadence仿真对设计进行验证。这些步骤至关重要,因为它们决定了设计的性能。第二阶段是后端步骤,包括电路布局的设计和所有必要的验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信