The fault tolerance approach of the Advanced Architecture Onboard Processor

M. Iacoponi, D. Vail
{"title":"The fault tolerance approach of the Advanced Architecture Onboard Processor","authors":"M. Iacoponi, D. Vail","doi":"10.1109/FTCS.1989.105535","DOIUrl":null,"url":null,"abstract":"The Advanced Architecture Onboard Processor is a fault-tolerant multiprocessor for space applications that is based on a fault-tolerant chordal skip-link ring interconnect network. Low-power self-checking circuits in each processor node are combined with distributed reconfiguration control and local rollback recovery to achieve robust fault tolerance within spacecraft weight and power constraints. A ten-processor-node breadboard has been completed. The approach to fault tolerance and the tradeoff analysis leading to the selected implementation are covered. Analytical trade study results such as redundancy overhead as a function of system partitioning for the chordal skip-link ring are discussed.<<ETX>>","PeriodicalId":230363,"journal":{"name":"[1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FTCS.1989.105535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

The Advanced Architecture Onboard Processor is a fault-tolerant multiprocessor for space applications that is based on a fault-tolerant chordal skip-link ring interconnect network. Low-power self-checking circuits in each processor node are combined with distributed reconfiguration control and local rollback recovery to achieve robust fault tolerance within spacecraft weight and power constraints. A ten-processor-node breadboard has been completed. The approach to fault tolerance and the tradeoff analysis leading to the selected implementation are covered. Analytical trade study results such as redundancy overhead as a function of system partitioning for the chordal skip-link ring are discussed.<>
先进架构板载处理器的容错方法
高级架构板载处理器是一种容错多处理器,用于空间应用,基于容错的弦跳链环互连网络。每个处理器节点的低功耗自检电路与分布式重构控制和局部回滚恢复相结合,在航天器重量和功率约束下实现了鲁棒容错。一个包含10个处理器节点的面包板已经完成。介绍了容错方法和导致所选实现的权衡分析。分析贸易研究结果,如冗余开销作为一个函数的系统划分的弦跳环进行了讨论。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信