Improved performance of ultra-thin HfO/sub 2/ CMOSFETs using poly-SiGe gate

Q. Lu, H. Takeuchi, Xiaofan Meng, T. King, C. Hu, K. Onishi, Hag-ju Cho, J. Lee
{"title":"Improved performance of ultra-thin HfO/sub 2/ CMOSFETs using poly-SiGe gate","authors":"Q. Lu, H. Takeuchi, Xiaofan Meng, T. King, C. Hu, K. Onishi, Hag-ju Cho, J. Lee","doi":"10.1109/VLSIT.2002.1015400","DOIUrl":null,"url":null,"abstract":"Poly-SiGe is investigated as the gate material for CMOS transistors with ultra-thin HfO/sub 2/ gate dielectric. Compared with poly-Si, poly-SiGe reduces the gate depletion effect, and also results in thinner EOT of the gate dielectric after 1000/spl deg/C annealing, with low gate leakage maintained. The Si interface quality is also better than that achieved with surface nitridation, which has been used to reduce EOT. Therefore, the use of poly-SiGe as the gate material is effective for improving the performance of ultra-thin HfO/sub 2/ CMOS transistors.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015400","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

Poly-SiGe is investigated as the gate material for CMOS transistors with ultra-thin HfO/sub 2/ gate dielectric. Compared with poly-Si, poly-SiGe reduces the gate depletion effect, and also results in thinner EOT of the gate dielectric after 1000/spl deg/C annealing, with low gate leakage maintained. The Si interface quality is also better than that achieved with surface nitridation, which has been used to reduce EOT. Therefore, the use of poly-SiGe as the gate material is effective for improving the performance of ultra-thin HfO/sub 2/ CMOS transistors.
采用多晶硅栅极提高超薄HfO/sub / cmosfet的性能
研究了Poly-SiGe作为超薄HfO/sub /栅极介质CMOS晶体管的栅极材料。与poly-Si相比,poly-SiGe降低了栅极损耗效应,并且在1000/spl℃退火后栅极介电体的EOT更薄,栅极泄漏保持在较低水平。硅界面质量也优于表面氮化处理,表面氮化处理已用于降低EOT。因此,采用poly-SiGe作为栅极材料对于提高超薄HfO/sub 2/ CMOS晶体管的性能是有效的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信