Spiral inductor substrate loss modeling in silicon RF ICs

Abstract

Spiral inductors constructed in silicon IC technologies possess limited quality factors due to series resistive losses, and losses within the semiconducting substrate. A new model for the less understood substrate losses illustrates how these losses can be minimized, providing quality factor increases of up to 230 percent over un-optimized designs.