Signature analysis for sequential circuits with reset

A. P. Stroele
{"title":"Signature analysis for sequential circuits with reset","authors":"A. P. Stroele","doi":"10.1109/EDTC.1994.326889","DOIUrl":null,"url":null,"abstract":"When test responses are compacted, even some erroneous response sequences can lead to the error-free signature. This phenomenon of aliasing has been studied thoroughly using the assumption that errors in successive responses are statistically independent. In this paper signature analysis and aliasing are investigated for the test responses of sequential circuits with reset where errors can be correlated both in space and time. The probability of aliasing in a signature analyzer with an irreducible characteristic polynomial of degree k tends to 2/sup /spl minus/k/ as test lengths increase.<<ETX>>","PeriodicalId":244297,"journal":{"name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1994.326889","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

When test responses are compacted, even some erroneous response sequences can lead to the error-free signature. This phenomenon of aliasing has been studied thoroughly using the assumption that errors in successive responses are statistically independent. In this paper signature analysis and aliasing are investigated for the test responses of sequential circuits with reset where errors can be correlated both in space and time. The probability of aliasing in a signature analyzer with an irreducible characteristic polynomial of degree k tends to 2/sup /spl minus/k/ as test lengths increase.<>
带复位的顺序电路的特征分析
在压缩测试响应时,即使一些错误的响应序列也可能导致无错误签名。这种混叠现象已经通过假设连续响应中的误差在统计上是独立的进行了彻底的研究。本文研究了误差具有空间和时间相关性的时序复位电路测试响应的特征分析和混叠问题。具有k次不可约特征多项式的特征分析仪,随着测试长度的增加,混叠的概率趋于2/sup /spl - /k/。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信