Wei Chen, Hongyi Lu, Li Shen, Zhiying Wang, Nong Xiao
{"title":"DBTIM: An Advanced Hardware Assisted Full Virtualization Architecture","authors":"Wei Chen, Hongyi Lu, Li Shen, Zhiying Wang, Nong Xiao","doi":"10.1109/EUC.2008.95","DOIUrl":null,"url":null,"abstract":"Previous full virtualization techniques are implemented in software without any hardware assist. In this paper, for the first time, we propose an advanced hardware assisted full virtualization architecture-Dynamic Binary Translation in DIMM (DBTIM). We integrate a reconfigurable dynamic binary translation chip into a DIMM. DBTIM could be inserted to the mainboard as a normal DIMM, hence easily making the host CPU virtualizable. We also implement a DBTIM prototype on FPGA. Furthermore, we propose an EDBTIM technique-Enhanced Dynamic Binary Translator in Memory, which integrates dynamic binary translator and memory on one SDRAM chip. We analyze our new approaches and compare them with other modern virtualization techniques. We demonstrate that the new techniques in this paper could provide full virtualization to all kinds of CPU architectures, including x86, with better virtualization capability, better software and hardware compatibility, better performance and lower overheads.","PeriodicalId":430277,"journal":{"name":"2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EUC.2008.95","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
Previous full virtualization techniques are implemented in software without any hardware assist. In this paper, for the first time, we propose an advanced hardware assisted full virtualization architecture-Dynamic Binary Translation in DIMM (DBTIM). We integrate a reconfigurable dynamic binary translation chip into a DIMM. DBTIM could be inserted to the mainboard as a normal DIMM, hence easily making the host CPU virtualizable. We also implement a DBTIM prototype on FPGA. Furthermore, we propose an EDBTIM technique-Enhanced Dynamic Binary Translator in Memory, which integrates dynamic binary translator and memory on one SDRAM chip. We analyze our new approaches and compare them with other modern virtualization techniques. We demonstrate that the new techniques in this paper could provide full virtualization to all kinds of CPU architectures, including x86, with better virtualization capability, better software and hardware compatibility, better performance and lower overheads.