A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers

Chan Tat Fu, H. Luong
{"title":"A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers","authors":"Chan Tat Fu, H. Luong","doi":"10.1109/ASSCC.2007.4425742","DOIUrl":null,"url":null,"abstract":"This paper presents a CMOS linear-in-dB variable gain amplifier (VGA) that provides a variable gain range over 90 dB with 3 dB bandwidth greater than 400 MHz at 54 dB gain. The maximum output 1 dB compression point is 9 dBm. Maximum gain error is +/-2 dB. It consumes total 22 mW with 1.8 V supply, including control circuit. This VGA is fabricated in TSMC 0.18 um CMOS process and demonstrate the performance of the proposed dB-linear VGA.","PeriodicalId":186095,"journal":{"name":"2007 IEEE Asian Solid-State Circuits Conference","volume":"86 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2007.4425742","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31

Abstract

This paper presents a CMOS linear-in-dB variable gain amplifier (VGA) that provides a variable gain range over 90 dB with 3 dB bandwidth greater than 400 MHz at 54 dB gain. The maximum output 1 dB compression point is 9 dBm. Maximum gain error is +/-2 dB. It consumes total 22 mW with 1.8 V supply, including control circuit. This VGA is fabricated in TSMC 0.18 um CMOS process and demonstrate the performance of the proposed dB-linear VGA.
一种用于UWB接收机的CMOS线性- db高线性变增益放大器
本文介绍了一种CMOS线性-in-dB可变增益放大器(VGA),它在54 dB增益下提供超过90db的可变增益范围,3db带宽大于400mhz。最大输出1db压缩点为9dbm。最大增益误差为+/-2 dB。它的总功耗为22mw, 1.8 V电源,包括控制电路。该VGA采用台积电0.18 um CMOS工艺制造,并展示了所提出的db线性VGA的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信