A three phase cascaded multilevel inverter operated with switching frequency optimal technique

R. Krishnan, V. Borghate, Rajat T. Shahane, S. Maddugari, S. Sabyasachi
{"title":"A three phase cascaded multilevel inverter operated with switching frequency optimal technique","authors":"R. Krishnan, V. Borghate, Rajat T. Shahane, S. Maddugari, S. Sabyasachi","doi":"10.1109/PICC.2018.8384772","DOIUrl":null,"url":null,"abstract":"Inverters have a wide range of applications in industries. Reduced switch topologies are current trend in multilevel inverters with reduced switching losses and improved total harmonic distortions. In this paper a new three phase multilevel inverter topology is proposed. The basic unit of proposed inverter in each phase generates a five level output under symmetric configuration and seven level output under asymmetrical configuration with 1:2 source ratio. The proposed inverter is modular in structure and a generalized circuit for n-levels is presented in this paper. The simulation of the proposed inverter is performed in MAT LAB/SI MULINK. The simulation results with symmetrical and asymmetrical configurations using single module and two modules is presented to validate the operation and modularity of the circuit.","PeriodicalId":103331,"journal":{"name":"2018 International Conference on Power, Instrumentation, Control and Computing (PICC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Power, Instrumentation, Control and Computing (PICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PICC.2018.8384772","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Inverters have a wide range of applications in industries. Reduced switch topologies are current trend in multilevel inverters with reduced switching losses and improved total harmonic distortions. In this paper a new three phase multilevel inverter topology is proposed. The basic unit of proposed inverter in each phase generates a five level output under symmetric configuration and seven level output under asymmetrical configuration with 1:2 source ratio. The proposed inverter is modular in structure and a generalized circuit for n-levels is presented in this paper. The simulation of the proposed inverter is performed in MAT LAB/SI MULINK. The simulation results with symmetrical and asymmetrical configurations using single module and two modules is presented to validate the operation and modularity of the circuit.
一种基于开关频率优化技术的三相级联多电平逆变器
逆变器在工业中有广泛的应用。减少开关拓扑结构是当前多电平逆变器的发展趋势,它能降低开关损耗,改善总谐波畸变。本文提出了一种新的三相多电平逆变器拓扑结构。该逆变器的基本单元在对称配置下每相输出5电平,在非对称配置下输出7电平,源比为1:2。该逆变器采用模块化结构,并给出了一种n电平的通用电路。在MAT LAB/SI MULINK中对该逆变器进行了仿真。给出了单模块和双模块对称和非对称配置的仿真结果,验证了该电路的可操作性和模块化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信