A zero X-Y shrinkage low temperature cofired ceramic substrate using Ag and AgPd conductors for flip-chip bonding

M. Itagaki, Y. Bessho, K. Eda, T. Ishida
{"title":"A zero X-Y shrinkage low temperature cofired ceramic substrate using Ag and AgPd conductors for flip-chip bonding","authors":"M. Itagaki, Y. Bessho, K. Eda, T. Ishida","doi":"10.1109/IEMT.1996.559717","DOIUrl":null,"url":null,"abstract":"A zero X-Y shrinkage low temperature cofired ceramic (LTCC) substrate was developed, that was applied to the flip-chip bonded chip-size-packages (CSPs) and multi-chip modules (MCMs). The Ag internal conductor,the AgPd external conductor and the newly developed Ag via conductor could be used by matching the sintering shrinkage behavior with that of the zero X-Y shrinkage LTCC substrate. The flip-chip bonding using stud-bump-bonding (SBB) technique could be performed onto the external conductor of this developed substrate without Au plating and stable flip-chip bendability was obtained.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559717","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A zero X-Y shrinkage low temperature cofired ceramic (LTCC) substrate was developed, that was applied to the flip-chip bonded chip-size-packages (CSPs) and multi-chip modules (MCMs). The Ag internal conductor,the AgPd external conductor and the newly developed Ag via conductor could be used by matching the sintering shrinkage behavior with that of the zero X-Y shrinkage LTCC substrate. The flip-chip bonding using stud-bump-bonding (SBB) technique could be performed onto the external conductor of this developed substrate without Au plating and stable flip-chip bendability was obtained.
一种使用Ag和AgPd导体进行倒装晶片键合的零X-Y收缩低温共烧陶瓷衬底
研制了一种零X-Y收缩低温共烧陶瓷(LTCC)衬底,该衬底应用于倒装芯片键合芯片尺寸封装(csp)和多芯片模块(mcm)。通过将其烧结收缩性能与零X-Y收缩LTCC衬底的烧结收缩性能相匹配,可以使用Ag内导体、AgPd外导体和新开发的Ag通孔导体。采用螺柱-碰撞键合(SBB)技术可以在不镀金的情况下在衬底的外导体上进行倒装芯片键合,并获得稳定的倒装芯片可弯曲性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信