Interfacing of high speed logic and memory

Abstract

Summary form only given. Rapid advances in technology and design have resulted in microprocessors with greater than 200 MHz clock rates and several hundred I/O. In this high speed environment the reliable transmission of signals between logic and memory is a fundamental requirement.The problem is further exacerbated by the widening gap between processor and memory performance.