A. Núñez, R. Sarmiento, R. Esper-Chaín, J. Jakobsen, J. Montiel-Nelson, J. López, V. Armas, F. Tobajas
{"title":"GaAs ICs for 10 Gb/s ATM switching","authors":"A. Núñez, R. Sarmiento, R. Esper-Chaín, J. Jakobsen, J. Montiel-Nelson, J. López, V. Armas, F. Tobajas","doi":"10.1109/GAAS.1997.628247","DOIUrl":null,"url":null,"abstract":"This paper reports on work done by project GARDEN under EU ESPRIT Research Programme in the past three years for developing ATM line units and ATM switch fabric operating at 2.5 Gb/s, and ongoing work for system upgrading to 10 Gb/s operation. A circuit of each type of unit is presented. This project has required the detailed specification of the system architecture, partitioning, interconnection, and technology mapping of the ATM functions into different chips, the development of full custom layout methodology and tools for MESFET HGaAs III, IV and HEMT technologies, and the actual design, fabrication and test of a set of IC's performing physical layer, ATM layer, buffering and switching functions.","PeriodicalId":299287,"journal":{"name":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1997.628247","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This paper reports on work done by project GARDEN under EU ESPRIT Research Programme in the past three years for developing ATM line units and ATM switch fabric operating at 2.5 Gb/s, and ongoing work for system upgrading to 10 Gb/s operation. A circuit of each type of unit is presented. This project has required the detailed specification of the system architecture, partitioning, interconnection, and technology mapping of the ATM functions into different chips, the development of full custom layout methodology and tools for MESFET HGaAs III, IV and HEMT technologies, and the actual design, fabrication and test of a set of IC's performing physical layer, ATM layer, buffering and switching functions.