EMC performance analysis of a processor/memory system using PCB and Package-On-Package

E. Sicard, A. Boyer, P. Fernandez-Lopez, A. Zhou, N. Marier, F. Lafon
{"title":"EMC performance analysis of a processor/memory system using PCB and Package-On-Package","authors":"E. Sicard, A. Boyer, P. Fernandez-Lopez, A. Zhou, N. Marier, F. Lafon","doi":"10.1109/EMCCOMPO.2015.7358364","DOIUrl":null,"url":null,"abstract":"In this paper, the signal integrity (SI) and Electromagnetic Compatibility (EMC) performance of System-On-Chip (SoC) and stacked memory using Package-On-Package (PoP) technology is investigated. The reconfiguration of the IC-EMC software platform to PoP is described. From an existing 2D assembly using a discrete 65-nm SoC product, the benefits of PoP integration using a next-generation (NG) 28-nm product with stacked memory are analyzed, based on simulation and predictive analysis performed using IC-EMC software platform.","PeriodicalId":236992,"journal":{"name":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","volume":"245 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCCOMPO.2015.7358364","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper, the signal integrity (SI) and Electromagnetic Compatibility (EMC) performance of System-On-Chip (SoC) and stacked memory using Package-On-Package (PoP) technology is investigated. The reconfiguration of the IC-EMC software platform to PoP is described. From an existing 2D assembly using a discrete 65-nm SoC product, the benefits of PoP integration using a next-generation (NG) 28-nm product with stacked memory are analyzed, based on simulation and predictive analysis performed using IC-EMC software platform.
基于PCB和封装的处理器/存储系统的电磁兼容性能分析
本文研究了采用封装对封装(PoP)技术的片上系统(SoC)和堆叠存储器的信号完整性(SI)和电磁兼容性(EMC)性能。介绍了将IC-EMC软件平台重构为PoP的方法。基于IC-EMC软件平台进行的仿真和预测分析,从现有的使用离散65纳米SoC产品的2D组装,分析了使用下一代(NG) 28纳米堆叠存储器产品的PoP集成的好处。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信