Warpage detection during baking of semiconductor substrate in microlithography

Abstract

Wafer warpage is common in microelectronics processing. Warped wafers can affect driven performance, reliability and linewidth control in various processing steps. We proposed in this paper an in-situ fault detection technique for wafer warpage in microlithography. Early detection can minimize cost and processing time. Based on first principle thermal modeling, we are able to detect warpage fault from available temperature measurements. Experimental results demonstrate the feasibility of the approach. The proposed approach is applicable to other semiconductor substrates.