A Recursive Hierarchy for Accelerator-Level Parallelism

M. Malita, G. Stefan
{"title":"A Recursive Hierarchy for Accelerator-Level Parallelism","authors":"M. Malita, G. Stefan","doi":"10.11159/cist22.123","DOIUrl":null,"url":null,"abstract":"- The emergence, under the pressure of the ASICs imposed by the corporate space, of the field of Accelerator-Level Parallelism (ALP) requires a theoretical analysis to avoid the slippages that have characterized the evolutions of the last decades in the field of parallel computing. Ad hoc solutions imposed under time-to-market pressure have distorted the evolution of the field of parallel computing. The opportunity offered by the ALP challenge must be used to make last minute corrections in the chaotic evolution of the development of the parallel computing domain. The solution we propose is an attempt to reconsider parallelism from a double perspective. A purely theoretical one based on a mathematical model, that of the partially recursive functions proposed by Stephan Kleene, and another that emerges under the pressure of the increasingly complex applications demanded by the IT market. Our proposal consists in the hierarchical recursive structuring of ALP starting from the abstract MapScanReduce model that we have already proposed for the parallel computing.","PeriodicalId":294100,"journal":{"name":"World Congress on Electrical Engineering and Computer Systems and Science","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"World Congress on Electrical Engineering and Computer Systems and Science","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.11159/cist22.123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

- The emergence, under the pressure of the ASICs imposed by the corporate space, of the field of Accelerator-Level Parallelism (ALP) requires a theoretical analysis to avoid the slippages that have characterized the evolutions of the last decades in the field of parallel computing. Ad hoc solutions imposed under time-to-market pressure have distorted the evolution of the field of parallel computing. The opportunity offered by the ALP challenge must be used to make last minute corrections in the chaotic evolution of the development of the parallel computing domain. The solution we propose is an attempt to reconsider parallelism from a double perspective. A purely theoretical one based on a mathematical model, that of the partially recursive functions proposed by Stephan Kleene, and another that emerges under the pressure of the increasingly complex applications demanded by the IT market. Our proposal consists in the hierarchical recursive structuring of ALP starting from the abstract MapScanReduce model that we have already proposed for the parallel computing.
加速器级并行的递归层次结构
-在企业空间施加的asic压力下,加速器级并行(ALP)领域的出现需要进行理论分析,以避免过去几十年并行计算领域演变的滑移。在上市时间压力下强加的临时解决方案扭曲了并行计算领域的发展。必须利用ALP挑战提供的机会,在并行计算领域发展的混沌演变中进行最后一分钟的修正。我们提出的解决方案是尝试从双重角度重新考虑并行性。一种是基于数学模型的纯理论模型,即Stephan Kleene提出的部分递归函数模型,另一种是在IT市场需求日益复杂的应用程序的压力下出现的。我们的建议包括ALP的分层递归结构,从我们已经为并行计算提出的抽象MapScanReduce模型开始。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信