High speed PLL frequency synthesizer for mobile communications

A. Kajiwara, M. Nakagawa
{"title":"High speed PLL frequency synthesizer for mobile communications","authors":"A. Kajiwara, M. Nakagawa","doi":"10.1109/ICC.1992.268083","DOIUrl":null,"url":null,"abstract":"A novel phase locked loop (PLL) frequency synthesizer with high switching speed is proposed. The experimental and theoretical results are given. The PLL synthesizer proposed is composed entirely of digital signal processors except for a voltage controlled oscillator (VCO). The VCO control signal is derived by the subtraction of the linear reference phase and the feedback phase. Therefore, it does not need the bandlimited loop filter which limits the ability of the loop to switch rapidly. The experimental results show that it can provide a switching time as short as 0.1 ms, which is 10/sup 2/-10/sup 3/ times higher than conventional PLL synthesizers, and spurs of less than -65 dBc/Hz.<<ETX>>","PeriodicalId":170618,"journal":{"name":"[Conference Record] SUPERCOMM/ICC '92 Discovering a New World of Communications","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Conference Record] SUPERCOMM/ICC '92 Discovering a New World of Communications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICC.1992.268083","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A novel phase locked loop (PLL) frequency synthesizer with high switching speed is proposed. The experimental and theoretical results are given. The PLL synthesizer proposed is composed entirely of digital signal processors except for a voltage controlled oscillator (VCO). The VCO control signal is derived by the subtraction of the linear reference phase and the feedback phase. Therefore, it does not need the bandlimited loop filter which limits the ability of the loop to switch rapidly. The experimental results show that it can provide a switching time as short as 0.1 ms, which is 10/sup 2/-10/sup 3/ times higher than conventional PLL synthesizers, and spurs of less than -65 dBc/Hz.<>
用于移动通信的高速锁相环频率合成器
提出了一种具有高开关速度的锁相环频率合成器。给出了实验和理论结果。所提出的锁相环合成器除压控振荡器(VCO)外全部由数字信号处理器组成。通过线性参考相位和反馈相位的相减得到压控振荡器的控制信号。因此,它不需要限制环路快速切换能力的带限环路滤波器。实验结果表明,它的开关时间短至0.1 ms,是传统锁相环合成器的10/sup 2/-10/sup 3/倍,杂散小于-65 dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信