An FPGA-based Cost-effective Digital Differential Relay for Wind Farm Protection

M. Uddin, N. Rezaei
{"title":"An FPGA-based Cost-effective Digital Differential Relay for Wind Farm Protection","authors":"M. Uddin, N. Rezaei","doi":"10.1109/IAS44978.2020.9334863","DOIUrl":null,"url":null,"abstract":"Wind farm protection against any abnormalities such as extreme wind speed, symmetrical and unsymmetrical faults remains an engineering challenge. Commonly, inverse time-delay overcurrent relay and distance protection relays have been used for power system protection against overcurrent incidences. However, the performance of these relays is not reliable for wind farm protection due to dynamic behavior of wind farms during harsh wind speed variations. A microprocessor-based differential protection relays (MDPR) with extensive communication capability may be used to tackle the effect of wind speed variation on protective relays. Nonetheless, implementing several MDPR in a large-scale wind farm could be extremely costly and in the event of communication failure, the relay would fail to operate during fault incidence. Therefore, in this research a cost-effective and more reliable differential protection relay is designed in a field-programmable gate array (FPGA) and is proposed as an alternative protection scheme for wind farms. The performance of the proposed FPGA-based digital differential protection scheme (FPGA-DDPS) is verified in the lab environment using DE2-115 FPGA board equipped with Cyclone IV E (EP4CE115F29C7). The experimental results show that the proposed FPGA-DDPR can successfully detects fault locations, trips the internal faults and even faults with extremely high resistance, while ignores the external fault. Thus, the proposed FPGA-DDPR protection scheme would be a cost-effective alternative to MDPRs.","PeriodicalId":115239,"journal":{"name":"2020 IEEE Industry Applications Society Annual Meeting","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Industry Applications Society Annual Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IAS44978.2020.9334863","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Wind farm protection against any abnormalities such as extreme wind speed, symmetrical and unsymmetrical faults remains an engineering challenge. Commonly, inverse time-delay overcurrent relay and distance protection relays have been used for power system protection against overcurrent incidences. However, the performance of these relays is not reliable for wind farm protection due to dynamic behavior of wind farms during harsh wind speed variations. A microprocessor-based differential protection relays (MDPR) with extensive communication capability may be used to tackle the effect of wind speed variation on protective relays. Nonetheless, implementing several MDPR in a large-scale wind farm could be extremely costly and in the event of communication failure, the relay would fail to operate during fault incidence. Therefore, in this research a cost-effective and more reliable differential protection relay is designed in a field-programmable gate array (FPGA) and is proposed as an alternative protection scheme for wind farms. The performance of the proposed FPGA-based digital differential protection scheme (FPGA-DDPS) is verified in the lab environment using DE2-115 FPGA board equipped with Cyclone IV E (EP4CE115F29C7). The experimental results show that the proposed FPGA-DDPR can successfully detects fault locations, trips the internal faults and even faults with extremely high resistance, while ignores the external fault. Thus, the proposed FPGA-DDPR protection scheme would be a cost-effective alternative to MDPRs.
基于fpga的经济高效风电场保护数字差动继电器
风力发电场对极端风速、对称和非对称故障等异常情况的保护仍然是一个工程挑战。通常,反延时过流继电器和距离保护继电器已被用于电力系统防止过流的发生。然而,由于风电场在恶劣风速变化期间的动态行为,这些继电器的性能对风电场的保护并不可靠。一种具有广泛通信能力的基于微处理器的差动保护继电器(MDPR)可用于解决风速变化对保护继电器的影响。尽管如此,在大型风电场中实施几个MDPR可能会非常昂贵,并且在通信故障的情况下,继电器将在故障发生期间无法运行。因此,本研究在现场可编程门阵列(FPGA)中设计了一种具有成本效益且更可靠的差动保护继电器,并提出了作为风电场的替代保护方案。本文提出的基于FPGA的数字差分保护方案(FPGA- ddps)的性能在实验室环境中得到了验证,该方案采用了配备Cyclone IV E (EP4CE115F29C7)的DE2-115 FPGA板。实验结果表明,所提出的FPGA-DDPR能够成功地检测出故障位置,跳闸内部故障甚至是具有极高电阻的故障,而忽略外部故障。因此,所提出的FPGA-DDPR保护方案将是mdpr的一种具有成本效益的替代方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信