Expandible high-order cascade ya modulator with constant, reduced systematic loss of resolution

F. Medeiro, R. del Río, J. M. de la Rosa, B. Pérez-Verdú, Á. Rodríguez-Vázquez
{"title":"Expandible high-order cascade ya modulator with constant, reduced systematic loss of resolution","authors":"F. Medeiro, R. del Río, J. M. de la Rosa, B. Pérez-Verdú, Á. Rodríguez-Vázquez","doi":"10.1109/IMTC.2003.1208157","DOIUrl":null,"url":null,"abstract":"A-t - An arbitrary order sigma-delta modulator cascude architecture is presented with only I-bit loss of resolution due to scaling issues, even with single-bit quantizulion. This loss is kept with a high overloading point, regardless of the order. Simulations reveol that circuit imperfections can be tolerated up to 6th order, so that 90-dB SNDR can be obtained with x16 oversampling, without multi-bit quantization.","PeriodicalId":135321,"journal":{"name":"Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.2003.1208157","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A-t - An arbitrary order sigma-delta modulator cascude architecture is presented with only I-bit loss of resolution due to scaling issues, even with single-bit quantizulion. This loss is kept with a high overloading point, regardless of the order. Simulations reveol that circuit imperfections can be tolerated up to 6th order, so that 90-dB SNDR can be obtained with x16 oversampling, without multi-bit quantization.
具有常数的可扩展高阶级联ya调制器,降低了系统的分辨率损失
A-t -一种任意阶σ - δ调制器级联结构,由于缩放问题,即使使用单比特量子化,也只有1比特的分辨率损失。无论顺序如何,这种损失都保持在一个高过载点。仿真结果表明,电路缺陷可以容忍到6阶,因此x16过采样可以获得90 db的SNDR,而不需要多比特量化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信