Mask topologies- a means to minimizing sensitivity to clock jitter in higher-order continuous-time sigma-delta modulators

P. Bénabès, I. Kale
{"title":"Mask topologies- a means to minimizing sensitivity to clock jitter in higher-order continuous-time sigma-delta modulators","authors":"P. Bénabès, I. Kale","doi":"10.1109/IMTC.2003.1208160","DOIUrl":null,"url":null,"abstract":"A A ? : This paper proposes and reports on results of a novel method that highly reduces the undesirable effects of clock jitter and makes the use of higher-order continuoustime sigma-delta modulators a reality thereby paving the way to the possibility of Sigma-Delta modulators operating at GHz frequencies with reduced power consumption and much simplified implementation complexities compared to their Discrete-Time Counterparts. The novel technique reported in this paper is primarily dependent on the use of HRZpulseprofiles on the feed-back DAC and the use of the MASH architecture, with a fast and accurate sample and hold circuit behveen eachfirst order stage.","PeriodicalId":135321,"journal":{"name":"Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.2003.1208160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A A ? : This paper proposes and reports on results of a novel method that highly reduces the undesirable effects of clock jitter and makes the use of higher-order continuoustime sigma-delta modulators a reality thereby paving the way to the possibility of Sigma-Delta modulators operating at GHz frequencies with reduced power consumption and much simplified implementation complexities compared to their Discrete-Time Counterparts. The novel technique reported in this paper is primarily dependent on the use of HRZpulseprofiles on the feed-back DAC and the use of the MASH architecture, with a fast and accurate sample and hold circuit behveen eachfirst order stage.
掩模拓扑-一种在高阶连续时间σ - δ调制器中最小化对时钟抖动灵敏度的方法
A A ?本文提出并报告了一种新方法的结果,该方法大大减少了时钟抖动的不良影响,并使高阶连续时间sigma-delta调制器的使用成为现实,从而为sigma-delta调制器在GHz频率下工作的可能性铺平了道路,与离散时间调制器相比,其功耗降低,实现复杂性大大简化。本文报道的新技术主要依赖于在反馈DAC上使用HRZpulseprofiles和使用MASH架构,在每个一阶级之间具有快速准确的采样和保持电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信