Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP

Proceedings International Conference on Computer Design VLSI in Computers and Processors Pub Date : 1997-10-12 DOI:10.1109/ICCD.1997.628846

B. Brock, W. Hunt

{"title":"Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP","authors":"B. Brock, W. Hunt","doi":"10.1109/ICCD.1997.628846","DOIUrl":null,"url":null,"abstract":"We describe our formal specification of Motorola's Complex Arithmetic Processor (CAP) DSP and our subsequent use of this specification to verify the correctness of several DSP algorithms. We wrote the specification in the ACL2 logic and carried out the mechanical proofs using the ACL2 theorem-proving system. Motorola's CAP is a super-scalar, pipelined DSP with seven memories and more than 20 functional units. Our formal specification is bit-for-bit exact, and was created by hand translating Motorola's drawings for the CAP. We believe that the specification developed is the largest of its kind, as this is the only formal specification of which we are aware for a complete commercial design. Proving the correctness of the DSP algorithms (programs) required proving the correctness of programs with 317-bit instructions and a non-interlocking execution pipeline. This Motorola DSP has a 1.8 million transistor implementation. This project involved both CLI and Motorola personnel and represents more than eight man-years of effort.","PeriodicalId":154864,"journal":{"name":"Proceedings International Conference on Computer Design VLSI in Computers and Processors","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Conference on Computer Design VLSI in Computers and Processors","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCD.1997.628846","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 31

Abstract

We describe our formal specification of Motorola's Complex Arithmetic Processor (CAP) DSP and our subsequent use of this specification to verify the correctness of several DSP algorithms. We wrote the specification in the ACL2 logic and carried out the mechanical proofs using the ACL2 theorem-proving system. Motorola's CAP is a super-scalar, pipelined DSP with seven memories and more than 20 functional units. Our formal specification is bit-for-bit exact, and was created by hand translating Motorola's drawings for the CAP. We believe that the specification developed is the largest of its kind, as this is the only formal specification of which we are aware for a complete commercial design. Proving the correctness of the DSP algorithms (programs) required proving the correctness of programs with 317-bit instructions and a non-interlocking execution pipeline. This Motorola DSP has a 1.8 million transistor implementation. This project involved both CLI and Motorola personnel and represents more than eight man-years of effort.

查看原文本刊更多论文

正式指定和机械验证程序为摩托罗拉复杂的算术处理器DSP

我们描述了摩托罗拉复杂算术处理器(CAP) DSP的正式规范，以及我们随后使用该规范来验证几种DSP算法的正确性。我们用ACL2逻辑编写了规范，并使用ACL2定理证明系统进行了力学证明。摩托罗拉的CAP是一个超大规模的流水线式DSP，有7个存储器和20多个功能单元。我们的正式规范是位对位精确的，并且是通过手工翻译摩托罗拉的CAP图纸创建的。我们相信开发的规范是同类中最大的，因为这是我们所知道的唯一一个完整的商业设计的正式规范。证明DSP算法(程序)的正确性需要证明具有317位指令和非联锁执行管道的程序的正确性。这个摩托罗拉DSP有180万个晶体管实现。该项目涉及CLI和摩托罗拉人员，代表了超过八年的努力。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Proceedings International Conference on Computer Design VLSI in Computers and Processors

自引率

0.00%

发文量