Realization of high A/R and fine pitch Cu pillars incorporating high speed electroplating with novel strip process

Se-Chul Park, Jong-ho Park, S. Bae, Junyoung Park, Tae-Jin Jung, H. Yun, Kwangok Jeong, Seok-Bong Park, Ju-il Choi, U. Kang, D. Kang
{"title":"Realization of high A/R and fine pitch Cu pillars incorporating high speed electroplating with novel strip process","authors":"Se-Chul Park, Jong-ho Park, S. Bae, Junyoung Park, Tae-Jin Jung, H. Yun, Kwangok Jeong, Seok-Bong Park, Ju-il Choi, U. Kang, D. Kang","doi":"10.1109/ectc51906.2022.00164","DOIUrl":null,"url":null,"abstract":"Fan-out wafer level packaging (FOWLP) enables high density heterogeneous integration of distinguished functions into single chip by 3D stacking logic and memory chips. High density 3D FOWLP requires Cu pillars to deliver power and signal between stacked chips. However, realization of reliable Cu pillars is a challenge due to its distinguished features including extreme height with high aspect ratio (A/R) and its exceptionally long process time for electroplating. Herein, this study reports realization of high A/R and fine pitch Cu pillars incorporating high speed electroplating with novel strip process. Process conditions including electroplating current, ion concentration, process temperature, and mechanical agitation were studied and experimentally evaluated to accelerate electroplating rate. Gradual modulation of applied current in electroplating process helps to resolve non-uniform ion distribution. Elevation of process temperature enhances diffusion and flow of Cu ions. Surface modification for photoresist leads the superior tolerance in high temperature electroplating bath through preventing leaching and deformation of the photoresist. High A/R structure of Cu pillar requires novel strip process, and identification and modeling of the process relating nozzle and spray position leads drastic improvement of its performance than conventional process. The derived knobs demonstrates mass-productive and reliable Cu pillar for 3D heterogeneous packaging.","PeriodicalId":139520,"journal":{"name":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc51906.2022.00164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Fan-out wafer level packaging (FOWLP) enables high density heterogeneous integration of distinguished functions into single chip by 3D stacking logic and memory chips. High density 3D FOWLP requires Cu pillars to deliver power and signal between stacked chips. However, realization of reliable Cu pillars is a challenge due to its distinguished features including extreme height with high aspect ratio (A/R) and its exceptionally long process time for electroplating. Herein, this study reports realization of high A/R and fine pitch Cu pillars incorporating high speed electroplating with novel strip process. Process conditions including electroplating current, ion concentration, process temperature, and mechanical agitation were studied and experimentally evaluated to accelerate electroplating rate. Gradual modulation of applied current in electroplating process helps to resolve non-uniform ion distribution. Elevation of process temperature enhances diffusion and flow of Cu ions. Surface modification for photoresist leads the superior tolerance in high temperature electroplating bath through preventing leaching and deformation of the photoresist. High A/R structure of Cu pillar requires novel strip process, and identification and modeling of the process relating nozzle and spray position leads drastic improvement of its performance than conventional process. The derived knobs demonstrates mass-productive and reliable Cu pillar for 3D heterogeneous packaging.
采用高速电镀新工艺实现高A/R和细间距铜柱
扇出晶圆级封装(FOWLP)通过3D堆叠逻辑和存储芯片,将不同功能高密度异构集成到单个芯片中。高密度3D FOWLP需要铜柱在堆叠芯片之间传递功率和信号。然而,由于铜柱具有极高的高度和高宽高比(a /R)以及电镀过程非常长的特点,实现可靠的铜柱是一项挑战。本文报道了采用新型带材高速电镀工艺实现高A/R和细间距铜柱。研究了电镀电流、离子浓度、工艺温度和机械搅拌等工艺条件对提高电镀速度的影响。在电镀过程中逐渐调制外加电流有助于解决离子分布不均匀的问题。工艺温度的升高促进了铜离子的扩散和流动。对光刻胶进行表面改性,可防止其浸出和变形,从而提高其在高温电镀液中的耐受性。铜柱的高A/R结构要求采用新颖的带式工艺,通过对喷嘴和喷淋位置相关工艺的识别和建模,使其性能比传统工艺有了较大的提高。导出的旋钮为三维非均质封装提供了批量生产和可靠的铜柱。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信