Design Challenges for High Performance Nano-Technology

Abstract

Summary form only for tutorial. This tutorial present the key aspects of design challenges and its solutions that are being experienced in VLSI design in the era of nanotechnology. The focus is on design challenges that are experienced in microprocessor designs. It captures the design issues in the areas of high level architectural modeling, design for manufacturability (DFM), layout synthesis, standard cell design, and performance verification. It describes the requirements to meet power, timing, physical dimension and process portability goals with nanotechnology. It also addresses the pre and post silicon verification difficulties that have a direct impact on taking the product to market.