Crosstalk Analysis for PCIe 6.0 (PAM4) Under Different Transmitter Conditions

2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS) Pub Date : 2022-10-09 DOI:10.1109/EPEPS53828.2022.9947183

Fabio A. Ruiz-Molina, Jingbo Li, Kai Xiao

{"title":"Crosstalk Analysis for PCIe 6.0 (PAM4) Under Different Transmitter Conditions","authors":"Fabio A. Ruiz-Molina, Jingbo Li, Kai Xiao","doi":"10.1109/EPEPS53828.2022.9947183","DOIUrl":null,"url":null,"abstract":"Previous studies have shown PAM4 signaling is ~3x more sensitive to noise interference comparing to NRZ mode. Furthermore, because of the backward compatibility requirement, PCIe needs to support both PAM4 and NRZ signaling mode. As a result, the crosstalk scenario can be much more complicated than a sole signal modulation mode. In this paper, we present a thorough analysis for the crosstalk impact on PCIe 6.0 link (PAM4) with backward compatibility of previous generations, such as PCIe 5.0 (NRZ). Several key factors, including voltage swing, equalization, modulation type, number of aggressors and port partition or bifurcations, have been studied to show their impact on the crosstalk behavior and the related effect on the full link performance. This methodology will serve as a guideline to thoroughly study the crosstalk impact for platforms with PCIe 6.0 links. It is demonstrated that, after including all the considered variables about the crosstalk, the total degradation could add up to ~22% for EH and ~19% for EW.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"04 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPS53828.2022.9947183","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

Abstract

Previous studies have shown PAM4 signaling is ~3x more sensitive to noise interference comparing to NRZ mode. Furthermore, because of the backward compatibility requirement, PCIe needs to support both PAM4 and NRZ signaling mode. As a result, the crosstalk scenario can be much more complicated than a sole signal modulation mode. In this paper, we present a thorough analysis for the crosstalk impact on PCIe 6.0 link (PAM4) with backward compatibility of previous generations, such as PCIe 5.0 (NRZ). Several key factors, including voltage swing, equalization, modulation type, number of aggressors and port partition or bifurcations, have been studied to show their impact on the crosstalk behavior and the related effect on the full link performance. This methodology will serve as a guideline to thoroughly study the crosstalk impact for platforms with PCIe 6.0 links. It is demonstrated that, after including all the considered variables about the crosstalk, the total degradation could add up to ~22% for EH and ~19% for EW.

查看原文本刊更多论文

不同发射机条件下PCIe 6.0 (PAM4)串扰分析

先前的研究表明，与NRZ模式相比，PAM4信号对噪声干扰的敏感性要高3倍。此外，由于向后兼容性的要求，PCIe需要同时支持PAM4和NRZ信令模式。因此，串扰方案可能比单一的信号调制模式复杂得多。在本文中，我们提出了一个深入的分析串扰对PCIe 6.0链路(PAM4)与前几代向后兼容，如PCIe 5.0 (NRZ)的影响。研究了几个关键因素，包括电压摆幅、均衡、调制类型、攻击源数量和端口划分或分岔，以显示它们对串扰行为的影响以及对全链路性能的相关影响。该方法将作为深入研究具有PCIe 6.0链路的平台的串扰影响的指南。结果表明，在考虑所有有关串扰的变量后，电磁干扰的总衰减可达~22%，电磁干扰的总衰减可达~19%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)

自引率

0.00%

发文量