Programmable delay element using memristor and case study in delay lock loop

Siti Musliha Ajmal Mokhtar, W. Abdullah, K. A. Kadiran, R. Rifin, M. Omar
{"title":"Programmable delay element using memristor and case study in delay lock loop","authors":"Siti Musliha Ajmal Mokhtar, W. Abdullah, K. A. Kadiran, R. Rifin, M. Omar","doi":"10.1109/ICSGRC.2017.8070560","DOIUrl":null,"url":null,"abstract":"Until now, only few researches have been reported in application of memristor in analog circuits, despite the actual fact that analog memristor switching (MRS) is more intriguing than digital memristor switching. In this research, potential application of memristor in analog circuit is explored. A programmable delay element (PDE) which consists of memristor resistance write circuit, read circuit and delay element is presented. Operation of proposed PDE started with write circuit to program memristor resistance and read circuit to read the current from memristor that change according to resistance. A sample/hold circuit acted as nonvolatile characteristic of actual memristor that hold memristor current when voltage supply is off. Memristor current then supplied to delay element to regulate the delays. If memristor resistance is small, current flow is large and resulting in small delay and otherwise. This is how memristor able to program the delay of PDE. Maximum and minimum memristor current achieved are 265μΑ and 197μΑ that results in delay range from 1.31ms to 1.68 ms for 167 MHz input clock. Next, a case study of proposed PDE application in delay locked loop circuit (DLL) is discussed to prove PDE functionality in more complex system. For input frequency 5MHz, both conventional DLL and DLL with proposed PDE successfully locked input and output clock. Operating frequency range of conventional DLL is 5–7(MHz), while for DLL with PDE is 3–5 (MHz). This shows comparable result of CMOS DLL and DLL with PDE.","PeriodicalId":182418,"journal":{"name":"2017 IEEE 8th Control and System Graduate Research Colloquium (ICSGRC)","volume":"123 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 8th Control and System Graduate Research Colloquium (ICSGRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSGRC.2017.8070560","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Until now, only few researches have been reported in application of memristor in analog circuits, despite the actual fact that analog memristor switching (MRS) is more intriguing than digital memristor switching. In this research, potential application of memristor in analog circuit is explored. A programmable delay element (PDE) which consists of memristor resistance write circuit, read circuit and delay element is presented. Operation of proposed PDE started with write circuit to program memristor resistance and read circuit to read the current from memristor that change according to resistance. A sample/hold circuit acted as nonvolatile characteristic of actual memristor that hold memristor current when voltage supply is off. Memristor current then supplied to delay element to regulate the delays. If memristor resistance is small, current flow is large and resulting in small delay and otherwise. This is how memristor able to program the delay of PDE. Maximum and minimum memristor current achieved are 265μΑ and 197μΑ that results in delay range from 1.31ms to 1.68 ms for 167 MHz input clock. Next, a case study of proposed PDE application in delay locked loop circuit (DLL) is discussed to prove PDE functionality in more complex system. For input frequency 5MHz, both conventional DLL and DLL with proposed PDE successfully locked input and output clock. Operating frequency range of conventional DLL is 5–7(MHz), while for DLL with PDE is 3–5 (MHz). This shows comparable result of CMOS DLL and DLL with PDE.
使用忆阻器的可编程延迟元件及延迟锁环的案例研究
尽管模拟忆阻开关比数字忆阻开关更具吸引力,但迄今为止,关于忆阻开关在模拟电路中的应用的研究还很少。本研究探讨了忆阻器在模拟电路中的潜在应用。介绍了一种由忆阻电阻写入电路、读电路和延迟元件组成的可编程延迟元件。所提出的PDE的操作从写电路开始,写电路对忆阻电阻进行编程,读电路从忆阻电阻读取随电阻变化的电流。一个采样/保持电路作为实际忆阻器的非易失性特性,当电压供应断开时保持忆阻器电流。然后向延迟元件提供忆阻电流以调节延迟。如果忆阻电阻小,则电流大而导致延迟小等。这就是为什么忆阻器能够编程PDE的延迟。实现的最大和最小忆阻电流为265μΑ和197μΑ,导致167 MHz输入时钟的延迟范围为1.31ms至1.68 ms。接下来,讨论了PDE在延迟锁相环电路(DLL)中的应用案例,以证明PDE在更复杂系统中的功能。在输入频率为5MHz的情况下,传统DLL和带PDE的DLL都成功锁定了输入和输出时钟。常规DLL的工作频率范围为5-7 (MHz),带PDE的DLL的工作频率范围为3-5 (MHz)。这显示了CMOS DLL和带有PDE的DLL的比较结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信