Area efficient BCD adder in Quantum dot Cellular Automata

B. Ramesh, M. Asharani, V. Srujana, P. Chaithanya, U. Rajaiah
{"title":"Area efficient BCD adder in Quantum dot Cellular Automata","authors":"B. Ramesh, M. Asharani, V. Srujana, P. Chaithanya, U. Rajaiah","doi":"10.1109/IC3I.2016.7917955","DOIUrl":null,"url":null,"abstract":"Quantum dot Cellular Automata (QCA) is one of the emerging technologies for implementing the combinational and sequential circuits. From the past few decades CMOS technology is being used in IC industry. But CMOS technology having certain limitations like high power, low-speed, switching losses etc, to overcome these limitations and to meet the requirements of the industry parameters QCA is used. Adder is the basic building block to perform arithmetic and logical operations. In this paper QCA based BCD adder is designed with less number of Quantum cells. By reducing the QCA cells improvement in the circuit parameters like frequency, area and power consumption. To implement BCD adder 3-input majority gate and inverter is used with different clock inputs.","PeriodicalId":305971,"journal":{"name":"2016 2nd International Conference on Contemporary Computing and Informatics (IC3I)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 2nd International Conference on Contemporary Computing and Informatics (IC3I)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IC3I.2016.7917955","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Quantum dot Cellular Automata (QCA) is one of the emerging technologies for implementing the combinational and sequential circuits. From the past few decades CMOS technology is being used in IC industry. But CMOS technology having certain limitations like high power, low-speed, switching losses etc, to overcome these limitations and to meet the requirements of the industry parameters QCA is used. Adder is the basic building block to perform arithmetic and logical operations. In this paper QCA based BCD adder is designed with less number of Quantum cells. By reducing the QCA cells improvement in the circuit parameters like frequency, area and power consumption. To implement BCD adder 3-input majority gate and inverter is used with different clock inputs.
量子点元胞自动机中面积高效BCD加法器
量子点元胞自动机(QCA)是实现组合和顺序电路的新兴技术之一。从过去的几十年开始,CMOS技术被应用于集成电路行业。但是CMOS技术具有高功率、低速度、开关损耗等局限性,为了克服这些局限性,满足工业参数的要求,采用了QCA。加法器是执行算术和逻辑运算的基本构件。本文设计了基于QCA的BCD加法器,采用较少的量子单元。通过减少QCA单元,改善电路参数,如频率,面积和功耗。为了实现BCD加法器,采用三输入多数门和不同时钟输入的逆变器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信