A distributed processing system design verification process

9th IEEE/AIAA/NASA Conference on Digital Avionics Systems Pub Date : 1990-10-15 DOI:10.1109/DASC.1990.111332

K.L. Huffstutter

{"title":"A distributed processing system design verification process","authors":"K.L. Huffstutter","doi":"10.1109/DASC.1990.111332","DOIUrl":null,"url":null,"abstract":"A novel distributed multiprocessor system is being developed for a specific government application which requires product development in under 14 months. The system development incorporates a 32-bit advanced modular processor (AMP) with extended local bus (ELB) capabilities and a dual redundant 21-bit VME backplane interface. The AMP is a 6*9 inch double-sided module which integrates the MIPS R3000/R3010 RISC (reduced-instruction-set computer) microprocessor chip set with three 55K gate VHSIC chip designs to achieve a performance capability of over 20 VAX MIPS. Multiple AMPs will be used in the system with additional growth capability of up to 10 AMP modules. An I/O processor and four I/O modules will be developed to provide VME bus extension capabilities and other interface functions. In parallel with the hardware development is an extensive Ada software development which includes a loosely coupled multiprocessor real-time operating system and associated diagnostics and support software. The design methodology for the AMP is presented, including system architecture, software development, and a comprehensive verification process which emphasizes the importance of integrating software and hardware prior to ASIC (application-specific integrated circuit) fabrication.<<ETX>>","PeriodicalId":141205,"journal":{"name":"9th IEEE/AIAA/NASA Conference on Digital Avionics Systems","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-10-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"9th IEEE/AIAA/NASA Conference on Digital Avionics Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DASC.1990.111332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

Abstract

A novel distributed multiprocessor system is being developed for a specific government application which requires product development in under 14 months. The system development incorporates a 32-bit advanced modular processor (AMP) with extended local bus (ELB) capabilities and a dual redundant 21-bit VME backplane interface. The AMP is a 6*9 inch double-sided module which integrates the MIPS R3000/R3010 RISC (reduced-instruction-set computer) microprocessor chip set with three 55K gate VHSIC chip designs to achieve a performance capability of over 20 VAX MIPS. Multiple AMPs will be used in the system with additional growth capability of up to 10 AMP modules. An I/O processor and four I/O modules will be developed to provide VME bus extension capabilities and other interface functions. In parallel with the hardware development is an extensive Ada software development which includes a loosely coupled multiprocessor real-time operating system and associated diagnostics and support software. The design methodology for the AMP is presented, including system architecture, software development, and a comprehensive verification process which emphasizes the importance of integrating software and hardware prior to ASIC (application-specific integrated circuit) fabrication.<>

查看原文本刊更多论文

一个分布式处理系统的设计验证过程

一个新的分布式多处理器系统正在为一个特定的政府应用程序开发，该应用程序需要在14个月内完成产品开发。该系统集成了具有扩展本地总线(ELB)功能的32位高级模块化处理器(AMP)和双冗余21位VME背板接口。AMP是一个6*9英寸的双面模块，集成了MIPS R3000/R3010 RISC(精简指令集计算机)微处理器芯片组和三个55K栅极VHSIC芯片设计，实现了超过20 VAX MIPS的性能。多个AMP将用于系统中，并具有多达10个AMP模块的额外增长能力。将开发一个I/O处理器和四个I/O模块，以提供VME总线扩展能力和其他接口功能。与硬件开发并行的是广泛的Ada软件开发，其中包括松散耦合的多处理器实时操作系统以及相关的诊断和支持软件。介绍了AMP的设计方法，包括系统架构、软件开发和全面的验证过程，其中强调了在ASIC(专用集成电路)制造之前集成软件和硬件的重要性

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

9th IEEE/AIAA/NASA Conference on Digital Avionics Systems

自引率

0.00%

发文量